diff options
author | KyongHo Cho <pullip.cho@samsung.com> | 2012-04-04 09:23:02 -0700 |
---|---|---|
committer | Kukjin Kim <kgene.kim@samsung.com> | 2012-04-04 09:23:02 -0700 |
commit | bca10b906f8d2e4f177bff047b9d623941e454f7 (patch) | |
tree | 4f9a618451571eb1834832cd112144c795b2f116 /arch/arm/mach-exynos/clock-exynos4210.c | |
parent | e1f80f57443838f5f420c774744c50c81c178e2c (diff) | |
download | blackbird-op-linux-bca10b906f8d2e4f177bff047b9d623941e454f7.tar.gz blackbird-op-linux-bca10b906f8d2e4f177bff047b9d623941e454f7.zip |
ARM: EXYNOS: Change System MMU platform device definitions
Handling System MMUs with an identifier is not flexible to manage
System MMU platform devices because of the following reasons:
1. A device driver which needs to handle System MMU must know the ID.
2. A System MMU may not present in some implementations of Exynos family.
3. Handling System MMU with IOMMU API does not require an ID.
This patch is the result of removing ID of System MMUs.
Instead, a device driver that needs to handle its System MMU must
use IOMMU API while its descriptor of platform device is given.
This patch also includes the following enhancements:
- A System MMU device becomes a child if its power domain device.
- clkdev
Signed-off-by: KyongHo Cho <pullip.cho@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/mach-exynos/clock-exynos4210.c')
-rw-r--r-- | arch/arm/mach-exynos/clock-exynos4210.c | 11 |
1 files changed, 11 insertions, 0 deletions
diff --git a/arch/arm/mach-exynos/clock-exynos4210.c b/arch/arm/mach-exynos/clock-exynos4210.c index 3b131e4b6ef5..b8689ff60baf 100644 --- a/arch/arm/mach-exynos/clock-exynos4210.c +++ b/arch/arm/mach-exynos/clock-exynos4210.c @@ -26,6 +26,7 @@ #include <mach/hardware.h> #include <mach/map.h> #include <mach/regs-clock.h> +#include <mach/sysmmu.h> #include "common.h" #include "clock-exynos4.h" @@ -94,6 +95,16 @@ static struct clk init_clocks_off[] = { .devname = "exynos4-fb.1", .enable = exynos4_clk_ip_lcd1_ctrl, .ctrlbit = (1 << 0), + }, { + .name = SYSMMU_CLOCK_NAME, + .devname = SYSMMU_CLOCK_DEVNAME(2d, 14), + .enable = exynos4_clk_ip_image_ctrl, + .ctrlbit = (1 << 3), + }, { + .name = SYSMMU_CLOCK_NAME, + .devname = SYSMMU_CLOCK_DEVNAME(fimd1, 11), + .enable = exynos4_clk_ip_lcd1_ctrl, + .ctrlbit = (1 << 4), }, }; |