diff options
author | Sandeep Paulraj <s-paulraj@ti.com> | 2009-08-18 11:08:27 -0400 |
---|---|---|
committer | Kevin Hilman <khilman@deeprootsystems.com> | 2009-08-26 11:55:58 +0300 |
commit | 0c30e0d31b57375b1decad4cc0e139e2f7758986 (patch) | |
tree | 9e7af012b2abf7f37975d590068611adb6b1d14e /arch/arm/mach-davinci/dm365.c | |
parent | 1aebb50e06b8c184dcf1dde4314cb782f42f9e21 (diff) | |
download | blackbird-op-linux-0c30e0d31b57375b1decad4cc0e139e2f7758986.tar.gz blackbird-op-linux-0c30e0d31b57375b1decad4cc0e139e2f7758986.zip |
DaVinci: DM365: Adding entries for DM365 IRQ's
This patch adds definitions for some DM365 IRQs that are used by
the codecs. Codecs will also use the IRQs.
Entries are being added to enable/disable IRQ's.
There is no use as such for these entires in the kernel itself.
Instead these will be used by the "linuxutils" package of the DVSDK.
For further information on IRQ muxing refer to
http://focus.ti.com/lit/ug/sprufg5a/sprufg5a.pdf
Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
Signed-off-by: Sneha Narnakaje <nsnehaprabha@ti.com>
Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
Diffstat (limited to 'arch/arm/mach-davinci/dm365.c')
-rw-r--r-- | arch/arm/mach-davinci/dm365.c | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm/mach-davinci/dm365.c b/arch/arm/mach-davinci/dm365.c index f8bac9486b09..e81517434703 100644 --- a/arch/arm/mach-davinci/dm365.c +++ b/arch/arm/mach-davinci/dm365.c @@ -595,6 +595,14 @@ INT_CFG(DM365, INT_EMAC_RXTHRESH, 14, 1, 1, false) INT_CFG(DM365, INT_EMAC_RXPULSE, 15, 1, 1, false) INT_CFG(DM365, INT_EMAC_TXPULSE, 16, 1, 1, false) INT_CFG(DM365, INT_EMAC_MISCPULSE, 17, 1, 1, false) +INT_CFG(DM365, INT_IMX0_ENABLE, 0, 1, 0, false) +INT_CFG(DM365, INT_IMX0_DISABLE, 0, 1, 1, false) +INT_CFG(DM365, INT_HDVICP_ENABLE, 0, 1, 1, false) +INT_CFG(DM365, INT_HDVICP_DISABLE, 0, 1, 0, false) +INT_CFG(DM365, INT_IMX1_ENABLE, 24, 1, 1, false) +INT_CFG(DM365, INT_IMX1_DISABLE, 24, 1, 0, false) +INT_CFG(DM365, INT_NSF_ENABLE, 25, 1, 1, false) +INT_CFG(DM365, INT_NSF_DISABLE, 25, 1, 0, false) #endif }; |