summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-clps711x/clep7312.c
diff options
context:
space:
mode:
authorSantosh Shilimkar <santosh.shilimkar@ti.com>2010-06-16 22:19:47 +0530
committerKevin Hilman <khilman@ti.com>2011-12-08 11:29:00 -0800
commitfcf6efa3ffbc3cc19e7abe39e0b90f497df2fc42 (patch)
tree4b53e5380e09bbfd94370db8fc1d66e49ce6c7c3 /arch/arm/mach-clps711x/clep7312.c
parent259ee57a8cda5760dd3e803c5271a6327e1f38ac (diff)
downloadblackbird-op-linux-fcf6efa3ffbc3cc19e7abe39e0b90f497df2fc42.tar.gz
blackbird-op-linux-fcf6efa3ffbc3cc19e7abe39e0b90f497df2fc42.zip
ARM: OMAP4: PM: Add WakeupGen module as OMAP gic_arch_extn
OMAP WakeupGen is the interrupt controller extension used along with ARM GIC to wake the CPU out from low power states on external interrupts. The WakeupGen unit is responsible for generating the wakeup event from the incoming interrupts and enable bits. It is implemented in the MPU always ON power domain. During normal operation, WakeupGen delivers the external interrupts directly to the GIC. WakeupGen specification has one restriction as per Veyron version 1.6. It is SW responsibility to program interrupt enabling/disabling coherently in the GIC and in the WakeupGen enable registers. That is, a given interrupt for a given CPU is either enable at both GIC and WakeupGen, or disable at both, but no mix. That's the reason the WakeupGen is implemented as an extension of GIC. Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com> Acked-by: Jean Pihet <j-pihet@ti.com> Reviewed-by: Kevin Hilman <khilman@ti.com> Tested-by: Vishwanath BS <vishwanath.bs@ti.com> Signed-off-by: Kevin Hilman <khilman@ti.com>
Diffstat (limited to 'arch/arm/mach-clps711x/clep7312.c')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud