diff options
| author | Jason McMullan <jason.mcmullan@gmail.com> | 2010-05-05 18:59:37 +0100 |
|---|---|---|
| committer | Russell King <rmk+kernel@arm.linux.org.uk> | 2010-05-15 15:03:50 +0100 |
| commit | 64039be8226b9f6c80c704d94ac9891eee4a274c (patch) | |
| tree | 60a675fdc5e5734a8f73b5c1081f4b966fea59e8 /arch/arm/include/asm/hardware/cache-l2x0.h | |
| parent | a2227120eead4ea7d2ea04d8ce0947f1dd23dedf (diff) | |
| download | blackbird-op-linux-64039be8226b9f6c80c704d94ac9891eee4a274c.tar.gz blackbird-op-linux-64039be8226b9f6c80c704d94ac9891eee4a274c.zip | |
ARM: 6094/1: Extend cache-l2x0 to support the 16-way PL310
The L310 cache controller's interface is almost identical
to the L210. One major difference is that the PL310 can
have up to 16 ways.
This change uses the cache's part ID and the Associativity
bits in the AUX_CTRL register to determine the number of ways.
Also, this version prints out the CACHE_ID and AUX_CTRL registers.
Acked-by: Will Deacon <will.deacon@arm.com>
Acked-by: Acked-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Jason S. McMullan <jason.mcmullan@netronome.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/include/asm/hardware/cache-l2x0.h')
| -rw-r--r-- | arch/arm/include/asm/hardware/cache-l2x0.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/include/asm/hardware/cache-l2x0.h b/arch/arm/include/asm/hardware/cache-l2x0.h index cdb9022716fd..6bcba48800fe 100644 --- a/arch/arm/include/asm/hardware/cache-l2x0.h +++ b/arch/arm/include/asm/hardware/cache-l2x0.h @@ -21,6 +21,9 @@ #define __ASM_ARM_HARDWARE_L2X0_H #define L2X0_CACHE_ID 0x000 +#define L2X0_CACHE_ID_PART_MASK (0xf << 6) +#define L2X0_CACHE_ID_PART_L210 (1 << 6) +#define L2X0_CACHE_ID_PART_L310 (3 << 6) #define L2X0_CACHE_TYPE 0x004 #define L2X0_CTRL 0x100 #define L2X0_AUX_CTRL 0x104 |
