diff options
author | Rahul Sharma <rahul.sharma@samsung.com> | 2014-05-17 07:51:33 +0900 |
---|---|---|
committer | Kukjin Kim <kgene.kim@samsung.com> | 2014-05-31 02:09:14 +0900 |
commit | 8b2f8379bbb29ac6204a18cc477d4a6f5f624189 (patch) | |
tree | 7ea139c1eda06711db5efda0ac11c8c5b55db99f /arch/arm/boot/dts | |
parent | 6a7da0d48f79a022e490a1753670b6fdd7c51ab0 (diff) | |
download | blackbird-op-linux-8b2f8379bbb29ac6204a18cc477d4a6f5f624189.tar.gz blackbird-op-linux-8b2f8379bbb29ac6204a18cc477d4a6f5f624189.zip |
ARM: dts: enable display controller for exynos5800-peach-pi
Enable display controller with timing information for 1080p
panel in Exynos5800 peach-pi board.
Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
Reviewed-by: Jingoo Han <jg1.han@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/boot/dts')
-rw-r--r-- | arch/arm/boot/dts/exynos5800-peach-pi.dts | 36 |
1 files changed, 36 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/exynos5800-peach-pi.dts index 78e350b78d69..462cadb7dda3 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -73,6 +73,13 @@ samsung,pin-drv = <0>; }; + dp_hpd_gpio: dp_hpd_gpio { + samsung,pins = "gpx2-6"; + samsung,pin-function = <0>; + samsung,pin-pud = <3>; + samsung,pin-drv = <0>; + }; + hdmi_hpd_irq: hdmi-hpd-irq { samsung,pins = "gpx3-7"; samsung,pin-function = <0>; @@ -128,6 +135,35 @@ }; }; +&dp { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&dp_hpd_gpio>; + samsung,color-space = <0>; + samsung,dynamic-range = <0>; + samsung,ycbcr-coeff = <0>; + samsung,color-depth = <1>; + samsung,link-rate = <0x0a>; + samsung,lane-count = <2>; + samsung,hpd-gpio = <&gpx2 6 0>; + + display-timings { + native-mode = <&timing1>; + + timing1: timing@1 { + clock-frequency = <150660000>; + hactive = <1920>; + vactive = <1080>; + hfront-porch = <60>; + hback-porch = <172>; + hsync-len = <80>; + vback-porch = <25>; + vfront-porch = <10>; + vsync-len = <10>; + }; + }; +}; + &hsi2c_9 { status = "okay"; clock-frequency = <400000>; |