summaryrefslogtreecommitdiffstats
path: root/drivers/twserial/soft_tws.c
blob: d0bf93d9029233f57914e4bf9910b2ee6d712c91 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
/*
 * (C) Copyright 2009
 * Detlev Zundel, DENX Software Engineering, dzu@denx.de.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#define TWS_IMPLEMENTATION
#include <common.h>

/*=====================================================================*/
/*                         Public Functions                            */
/*=====================================================================*/

/*-----------------------------------------------------------------------
 * Read bits
 */
int tws_read(uchar *buffer, int len)
{
	int rem = len;
	uchar accu, shift;

	debug("tws_read: buffer %p len %d\n", buffer, len);

	/* Configure the data pin for input */
	tws_data_config_output(0);

	/* Disable WR, i.e. setup a read */
	tws_wr(0);
	udelay(1);

	/* Rise CE */
	tws_ce(1);
	udelay(1);

	for (; rem > 0; ) {
		for (shift = 0, accu = 0;
		     (rem > 0) && (shift < 8);
		     rem--, shift++) {
			tws_clk(1);
			udelay(10);
			accu |= (tws_data_read() << shift); /* LSB first */
			tws_clk(0);
			udelay(10);
		}
		*buffer++ = accu;
	}

	/* Lower CE */
	tws_ce(0);

	return len - rem;
}


/*-----------------------------------------------------------------------
 * Write bits
 */
int tws_write(uchar *buffer, int len)
{
	int rem = len;
	uchar accu, shift;

	debug("tws_write: buffer %p len %d\n", buffer, len);

	/* Configure the data pin for output */
	tws_data_config_output(1);

	/* Enable WR, i.e. setup a write */
	tws_wr(1);
	udelay(1);

	/* Rise CE */
	tws_ce(1);
	udelay(1);

	for (; rem > 0; ) {
		for (shift = 0, accu = *buffer++;
		     (rem > 0) && (shift < 8);
		     rem--, shift++) {
			tws_data(accu & 0x01); /* LSB first */
			tws_clk(1);
			udelay(10);
			tws_clk(0);
			udelay(10);
			accu >>= 1;
		}
	}

	/* Lower CE */
	tws_ce(0);

	return len - rem;
}
OpenPOWER on IntegriCloud