1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
|
/*******************************************************************************
* File Name : arch/arm/mach-aspeed/ast-sdmc.c
* Author : Ryan Chen
* Description : AST SDRAM Memory Ctrl
*
* Copyright (C) 2012-2020 ASPEED Technology Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of the
* License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
* USA
*
* History :
* 1. 2013/03/15 Ryan Chen Create
*
******************************************************************************/
#include <common.h>
#include <asm/processor.h>
#include <asm/io.h>
#include <asm/arch/platform.h>
#include <asm/arch/regs-sdmc.h>
#include <asm/arch/ast-sdmc.h>
//#define AST_SDMC_LOCK
static inline u32 ast_sdmc_read(u32 reg)
{
u32 val = readl(AST_SDMC_BASE + reg);
debug("ast_sdmc_read : reg = 0x%08x, val = 0x%08x\n", reg, val);
return val;
}
static inline void ast_sdmc_write(u32 val, u32 reg)
{
debug("ast_sdmc_write : reg = 0x%08x, val = 0x%08x\n", reg, val);
#ifdef CONFIG_AST_SDMC_LOCK
//unlock
writel(SDMC_PROTECT_UNLOCK, AST_SDMC_BASE);
writel(val, AST_SDMC_BASE + reg);
//lock
writel(0xaa, AST_SDMC_BASE);
#else
writel(SDMC_PROTECT_UNLOCK, AST_SDMC_BASE);
writel(val, AST_SDMC_BASE + reg);
#endif
}
u32 ast_sdmc_get_mem_size(void)
{
u32 size = 0;
u32 conf = ast_sdmc_read(AST_SDMC_CONFIG);
switch (SDMC_CONFIG_MEM_GET(conf)) {
case 0:
size = 64;
break;
case 1:
size = 128;
break;
case 2:
size = 256;
break;
case 3:
size = 512;
break;
default:
printf("error ddr size \n");
break;
}
if (conf & SDMC_CONFIG_VER_NEW) {
size <<= 1;
}
return size * 1024 * 1024;
}
u8 ast_sdmc_get_eec(void)
{
return ast_sdmc_read(AST_SDMC_CONFIG) & SDMC_CONFIG_EEC_EN;
}
u8 ast_sdmc_get_cache(void)
{
return ast_sdmc_read(AST_SDMC_CONFIG) & SDMC_CONFIG_CACHE_EN;
}
|
