/* * (C) Copyright 2000 * Murray Jensen * * (C) Copyright 2000 * Sysgo Real-Time Solutions, GmbH * Marius Groeger * * (C) Copyright 2001 * Advent Networks, Inc. * Jay Monkman * * (C) Copyright 2001 * Advent Networks, Inc. * Oliver Brown * * SPDX-License-Identifier: GPL-2.0+ */ /*********************************************************************/ /* DESCRIPTION: * This file contains the board configuartion for the GW8260 board. * * MODULE DEPENDENCY: * None * * RESTRICTIONS/LIMITATIONS: * None * * Copyright (c) 2001, Advent Networks, Inc. */ /*********************************************************************/ #ifndef __CONFIG_H #define __CONFIG_H #define CONFIG_SYS_TEXT_BASE 0x40000000 /* Enable debug prints */ #undef DEBUG_BOOTP_EXT /* Debug received vendor fields */ /* What is the oscillator's (UX2) frequency in Hz? */ #define CONFIG_8260_CLKIN (66 * 1000 * 1000) /*----------------------------------------------------------------------- * MODCK_H & MODCLK[1-3] - Ref: Section 9.2 in MPC8206 User Manual *----------------------------------------------------------------------- * What should MODCK_H be? It is dependent on the oscillator * frequency, MODCK[1-3], and desired CPM and core frequencies. * Here are some example values (all frequencies are in MHz): * * MODCK_H MODCK[1-3] Osc CPM Core S2-6 S2-7 S2-8 * ------- ---------- --- --- ---- ----- ----- ----- * 0x5 0x5 66 133 133 Open Close Open * 0x5 0x6 66 133 166 Open Open Close * 0x5 0x7 66 133 200 Open Open Open * 0x6 0x0 66 133 233 Close Close Close * 0x6 0x1 66 133 266 Close Close Open * 0x6 0x2 66 133 300 Close Open Close */ #define CONFIG_SYS_SBC_MODCK_H 0x05 /* Define this if you want to boot from 0x00000100. If you don't define * this, you will need to program the bootloader to 0xfff00000, and * get the hardware reset config words at 0xfe000000. The simplest * way to do that is to program the bootloader at both addresses. * It is suggested that you just let U-Boot live at 0x00000000. */ #define CONFIG_SYS_SBC_BOOT_LOW 1 /* What should the base address of the main FLASH be and how big is * it (in MBytes)? This must contain CONFIG_SYS_TEXT_BASE. * The main FLASH is whichever is connected to *CS0. U-Boot expects * this to be the SIMM. */ #define CONFIG_SYS_FLASH0_BASE 0x40000000 #define CONFIG_SYS_FLASH0_SIZE 8 /* Define CONFIG_SYS_FLASH_CHECKSUM to enable flash checksum during boot. * Note: the 'flashchecksum' environment variable must also be set to 'y'. */ #define CONFIG_SYS_FLASH_CHECKSUM /* What should be the base address of SDRAM DIMM and how big is * it (in Mbytes)? */ #define CONFIG_SYS_SDRAM0_BASE 0x00000000 #define CONFIG_SYS_SDRAM0_SIZE 64 /* * DRAM tests * CONFIG_SYS_DRAM_TEST - enables the following tests. * * CONFIG_SYS_DRAM_TEST_DATA - Enables test for shorted or open data lines * Environment variable 'test_dram_data' must be * set to 'y'. * CONFIG_SYS_DRAM_TEST_DATA - Enables test to verify that each word is uniquely * addressable. Environment variable * 'test_dram_address' must be set to 'y'. * CONFIG_SYS_DRAM_TEST_WALK - Enables test a 64-bit walking ones pattern test. * This test takes about 6 minutes to test 64 MB. * Environment variable 'test_dram_walk' must be * set to 'y'. */ #define CONFIG_SYS_DRAM_TEST #if defined(CONFIG_SYS_DRAM_TEST) #define CONFIG_SYS_DRAM_TEST_DATA #define CONFIG_SYS_DRAM_TEST_ADDRESS #define CONFIG_SYS_DRAM_TEST_WALK #endif /* CONFIG_SYS_DRAM_TEST */ /* * GW8260 with 16 MB DIMM: * * 0x0000 0000 Exception Vector code, 8k * : * 0x0000 1FFF * 0x0000 2000 Free for Application Use * : * : * * : * : * 0x00F5 FF30 Monitor Stack (Growing downward) * Monitor Stack Buffer (0x80) * 0x00F5 FFB0 Board Info Data * 0x00F6 0000 Malloc Arena * : CONFIG_ENV_SECT_SIZE, 256k * : CONFIG_SYS_MALLOC_LEN, 128k * 0x00FC 0000 RAM Copy of Monitor Code * : CONFIG_SYS_MONITOR_LEN, 256k * 0x00FF FFFF [End of RAM], CONFIG_SYS_SDRAM_SIZE - 1 */ /* * GW8260 with 64 MB DIMM: * * 0x0000 0000 Exception Vector code, 8k * : * 0x0000 1FFF * 0x0000 2000 Free for Application Use * : * : * * : * : * 0x03F5 FF30 Monitor Stack (Growing downward) * Monitor Stack Buffer (0x80) * 0x03F5 FFB0 Board Info Data * 0x03F6 0000 Malloc Arena * : CONFIG_ENV_SECT_SIZE, 256k * : CONFIG_SYS_MALLOC_LEN, 128k * 0x03FC 0000 RAM Copy of Monitor Code * : CONFIG_SYS_MONITOR_LEN, 256k * 0x03FF FFFF [End of RAM], CONFIG_SYS_SDRAM_SIZE - 1 */ /* * select serial console configuration * * if either CONFIG_CONS_ON_SMC or CONFIG_CONS_ON_SCC is selected, then * CONFIG_CONS_INDEX must be set to the channel number (1-2 for SMC, 1-4 * for SCC). * * if CONFIG_CONS_NONE is defined, then the serial console routines must * defined elsewhere. */ #define CONFIG_CONS_ON_SMC 1 /* define if console on SMC */ #undef CONFIG_CONS_ON_SCC /* define if console on SCC */ #undef CONFIG_CONS_NONE /* define if console on neither */ #define CONFIG_CONS_INDEX 1 /* which SMC/SCC channel for console */ /* * select ethernet configuration * * if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then * CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3 * for FCC) * * if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be * defined elsewhere (as for the console), or CONFIG_CMD_NET must be unset. */ #undef CONFIG_ETHER_ON_SCC #define CONFIG_ETHER_ON_FCC #undef CONFIG_ETHER_NONE /* define if ethernet on neither */ #ifdef CONFIG_ETHER_ON_SCC #define CONFIG_ETHER_INDEX 1 /* which SCC/FCC channel for ethernet */ #endif /* CONFIG_ETHER_ON_SCC */ #ifdef CONFIG_ETHER_ON_FCC #define CONFIG_ETHER_INDEX 2 /* which SCC/FCC channel for ethernet */ #define CONFIG_MII /* MII PHY management */ #define CONFIG_BITBANGMII /* bit-bang MII PHY management */ /* * Port pins used for bit-banged MII communictions (if applicable). */ #define MDIO_PORT 2 /* Port C */ #define MDIO_DECLARE volatile ioport_t *iop = ioport_addr ( \ (immap_t *) CONFIG_SYS_IMMR, MDIO_PORT ) #define MDC_DECLARE MDIO_DECLARE #define MDIO_ACTIVE (iop->pdir |= 0x00400000) #define MDIO_TRISTATE (iop->pdir &= ~0x00400000) #define MDIO_READ ((iop->pdat & 0x00400000) != 0) #define MDIO(bit) if(bit) iop->pdat |= 0x00400000; \ else iop->pdat &= ~0x00400000 #define MDC(bit) if(bit) iop->pdat |= 0x00200000; \ else iop->pdat &= ~0x00200000 #define MIIDELAY udelay(1) #endif /* CONFIG_ETHER_ON_FCC */ #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2) /* * - Rx-CLK is CLK13 * - Tx-CLK is CLK14 * - Select bus for bd/buffers (see 28-13) * - Enable Full Duplex in FSMR */ # define CONFIG_SYS_CMXFCR_MASK2 (CMXFCR_FC2|CMXFCR_RF2CS_MSK|CMXFCR_TF2CS_MSK) # define CONFIG_SYS_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK13|CMXFCR_TF2CS_CLK14) # define CONFIG_SYS_CPMFCR_RAMTYPE 0 # define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB) #elif defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 3) /* * - Rx-CLK is CLK15 * - Tx-CLK is CLK16 * - Select bus for bd/buffers (see 28-13) * - Enable Full Duplex in FSMR */ # define CONFIG_SYS_CMXFCR_MASK3 (CMXFCR_FC3|CMXFCR_RF3CS_MSK|CMXFCR_TF3CS_MSK) # define CONFIG_SYS_CMXFCR_VALUE3 (CMXFCR_RF3CS_CLK15|CMXFCR_TF3CS_CLK16) # define CONFIG_SYS_CPMFCR_RAMTYPE 0 # define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB) #endif /* CONFIG_ETHER_ON_FCC, CONFIG_ETHER_INDEX */ /* Define this to reserve an entire FLASH sector (256 KB) for * environment variables. Otherwise, the environment will be * put in the same sector as U-Boot, and changing variables * will erase U-Boot temporarily */ #define CONFIG_ENV_IN_OWN_SECT /* Define to allow the user to overwrite serial and ethaddr */ #define CONFIG_ENV_OVERWRITE /* What should the console's baud rate be? */ #define CONFIG_BAUDRATE 115200 /* Ethernet MAC address - This is set to all zeros to force an * an error if we use BOOTP without setting * the MAC address */ #define CONFIG_ETHADDR 00:00:00:00:00:00 /* Set to a positive value to delay for running BOOTCOMMAND */ #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ /* Be selective on what keys can delay or stop the autoboot process * To stop use: " " */ #define CONFIG_AUTOBOOT_KEYED #define CONFIG_AUTOBOOT_PROMPT \ "Autobooting in %d seconds, press \" \" to stop\n", bootdelay #define CONFIG_AUTOBOOT_STOP_STR " " #undef CONFIG_AUTOBOOT_DELAY_STR #define DEBUG_BOOTKEYS 0 /* * BOOTP options */ #define CONFIG_BOOTP_SUBNETMASK #define CONFIG_BOOTP_GATEWAY #define CONFIG_BOOTP_HOSTNAME #define CONFIG_BOOTP_BOOTPATH #define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_DNS /* undef this to save memory */ #define CONFIG_SYS_LONGHELP /* Monitor Command Prompt */ /* * Command line configuration. */ #include #define CONFIG_CMD_BEDBUG #define CONFIG_CMD_ELF #define CONFIG_CMD_ASKENV #define CONFIG_CMD_REGINFO #define CONFIG_CMD_IMMAP #define CONFIG_CMD_MII #undef CONFIG_CMD_KGDB /* Where do the internal registers live? */ #define CONFIG_SYS_IMMR 0xf0000000 /* Use the HUSH parser */ #define CONFIG_SYS_HUSH_PARSER #ifdef CONFIG_SYS_HUSH_PARSER #endif /* What is the address of IO controller */ #define CONFIG_SYS_IO_BASE 0xe0000000 /***************************************************************************** * * You should not have to modify any of the following settings * *****************************************************************************/ #define CONFIG_MPC8260 1 /* This is an MPC8260 CPU */ #define CONFIG_GW8260 1 /* on an GW8260 Board */ #define CONFIG_CPM2 1 /* Has a CPM2 */ /* * Miscellaneous configurable options */ #if defined(CONFIG_CMD_KGDB) # define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ #else # define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ #endif /* Print Buffer Size */ #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT)+16) #define CONFIG_SYS_MAXARGS 8 /* max number of command args */ #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ /* Convert clocks to MHZ when passing board info to kernel. * This must be defined for eariler 2.4 kernels (~2.4.4). */ #define CONFIG_CLOCKS_IN_MHZ #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ /* memtest works from the end of the exception vector table * to the end of the DRAM less monitor and malloc area */ #define CONFIG_SYS_MEMTEST_START 0x2000 #define CONFIG_SYS_STACK_USAGE 0x10000 /* Reserve 64k for the stack usage */ #define CONFIG_SYS_MEM_END_USAGE ( CONFIG_SYS_MONITOR_LEN \ + CONFIG_SYS_MALLOC_LEN \ + CONFIG_ENV_SECT_SIZE \ + CONFIG_SYS_STACK_USAGE ) #define CONFIG_SYS_MEMTEST_END ( CONFIG_SYS_SDRAM_SIZE * 1024 * 1024 \ - CONFIG_SYS_MEM_END_USAGE ) /* * Low Level Configuration Settings * (address mappings, register initial values, etc.) * You should know what you are doing if you make changes here. */ #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_FLASH0_BASE #define CONFIG_SYS_FLASH_SIZE CONFIG_SYS_FLASH0_SIZE #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_SDRAM0_BASE #define CONFIG_SYS_SDRAM_SIZE CONFIG_SYS_SDRAM0_SIZE /*----------------------------------------------------------------------- * Hard Reset Configuration Words */ #if defined(CONFIG_SYS_SBC_BOOT_LOW) # define CONFIG_SYS_SBC_HRCW_BOOT_FLAGS (HRCW_CIP | HRCW_BMS) #else # define CONFIG_SYS_SBC_HRCW_BOOT_FLAGS (0) #endif /* defined(CONFIG_SYS_SBC_BOOT_LOW) */ /* get the HRCW ISB field from CONFIG_SYS_IMMR */ #define CONFIG_SYS_SBC_HRCW_IMMR ( ((CONFIG_SYS_IMMR & 0x10000000) >> 10) | \ ((CONFIG_SYS_IMMR & 0x01000000) >> 7) | \ ((CONFIG_SYS_IMMR & 0x00100000) >> 4) ) #define CONFIG_SYS_HRCW_MASTER ( HRCW_BPS11 | \ HRCW_DPPC11 | \ CONFIG_SYS_SBC_HRCW_IMMR | \ HRCW_MMR00 | \ HRCW_LBPC11 | \ HRCW_APPC10 | \ HRCW_CS10PC00 | \ (CONFIG_SYS_SBC_MODCK_H & HRCW_MODCK_H1111) | \ CONFIG_SYS_SBC_HRCW_BOOT_FLAGS ) /* no slaves */ #define CONFIG_SYS_HRCW_SLAVE1 0 #define CONFIG_SYS_HRCW_SLAVE2 0 #define CONFIG_SYS_HRCW_SLAVE3 0 #define CONFIG_SYS_HRCW_SLAVE4 0 #define CONFIG_SYS_HRCW_SLAVE5 0 #define CONFIG_SYS_HRCW_SLAVE6 0 #define CONFIG_SYS_HRCW_SLAVE7 0 /*----------------------------------------------------------------------- * Definitions for initial stack pointer and data area (in DPRAM) */ #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in DPRAM */ #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET /*----------------------------------------------------------------------- * Start addresses for the final memory configuration * (Set up by the startup code) * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 * Note also that the logic that sets CONFIG_SYS_RAMBOOT is platform dependent. */ #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH0_BASE #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */ #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */ /* * For booting Linux, the board info and command line data * have to be in the first 8 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization. */ #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) /* Initial Memory map for Linux */ /*----------------------------------------------------------------------- * FLASH and environment organization */ #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ #define CONFIG_SYS_MAX_FLASH_SECT 32 /* max number of sectors on one chip */ #define CONFIG_SYS_FLASH_ERASE_TOUT 8000 /* Timeout for Flash Erase (in ms) */ #define CONFIG_SYS_FLASH_WRITE_TOUT 1 /* Timeout for Flash Write (in ms) */ #define CONFIG_ENV_IS_IN_FLASH 1 #ifdef CONFIG_ENV_IN_OWN_SECT # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + (256 * 1024)) # define CONFIG_ENV_SECT_SIZE (256 * 1024) #else # define CONFIG_ENV_SIZE (16 * 1024)/* Size of Environment Sector */ # define CONFIG_ENV_ADD ((CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) - CONFIG_ENV_SIZE) # define CONFIG_ENV_SECT_SIZE (256 * 1024)/* see README - env sect real size */ #endif /* CONFIG_ENV_IN_OWN_SECT */ /*----------------------------------------------------------------------- * Cache Configuration */ #define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC8260 CPU */ #if defined(CONFIG_CMD_KGDB) # define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */ #endif /*----------------------------------------------------------------------- * HIDx - Hardware Implementation-dependent Registers 2-11 *----------------------------------------------------------------------- * HID0 also contains cache control - initially enable both caches and * invalidate contents, then the final state leaves only the instruction * cache enabled. Note that Power-On and Hard reset invalidate the caches, * but Soft reset does not. * * HID1 has only read-only information - nothing to set. */ #define CONFIG_SYS_HID0_INIT (HID0_ICE |\ HID0_DCE |\ HID0_ICFI |\ HID0_DCI |\ HID0_IFEM |\ HID0_ABE) #define CONFIG_SYS_HID0_FINAL (HID0_ICE |\ HID0_IFEM |\ HID0_ABE |\ HID0_EMCP) #define CONFIG_SYS_HID2 0 /*----------------------------------------------------------------------- * RMR - Reset Mode Register *----------------------------------------------------------------------- */ #define CONFIG_SYS_RMR 0 /*----------------------------------------------------------------------- * BCR - Bus Configuration 4-25 *----------------------------------------------------------------------- */ #define CONFIG_SYS_BCR (BCR_ETM) /*----------------------------------------------------------------------- * SIUMCR - SIU Module Configuration 4-31 *----------------------------------------------------------------------- */ #define CONFIG_SYS_SIUMCR (SIUMCR_DPPC11 |\ SIUMCR_L2CPC00 |\ SIUMCR_APPC10 |\ SIUMCR_MMR00) /*----------------------------------------------------------------------- * SYPCR - System Protection Control 11-9 * SYPCR can only be written once after reset! *----------------------------------------------------------------------- * Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable */ #define CONFIG_SYS_SYPCR (SYPCR_SWTC |\ SYPCR_BMT |\ SYPCR_PBME |\ SYPCR_LBME |\ SYPCR_SWRI |\ SYPCR_SWP) /*----------------------------------------------------------------------- * TMCNTSC - Time Counter Status and Control 4-40 *----------------------------------------------------------------------- * Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk, * and enable Time Counter */ #define CONFIG_SYS_TMCNTSC (TMCNTSC_SEC |\ TMCNTSC_ALR |\ TMCNTSC_TCF |\ TMCNTSC_TCE) /*----------------------------------------------------------------------- * PISCR - Periodic Interrupt Status and Control 4-42 *----------------------------------------------------------------------- * Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable * Periodic timer */ #define CONFIG_SYS_PISCR (PISCR_PS |\ PISCR_PTF |\ PISCR_PTE) /*----------------------------------------------------------------------- * SCCR - System Clock Control 9-8 *----------------------------------------------------------------------- */ #define CONFIG_SYS_SCCR 0 /*----------------------------------------------------------------------- * RCCR - RISC Controller Configuration 13-7 *----------------------------------------------------------------------- */ #define CONFIG_SYS_RCCR 0 /* * Initialize Memory Controller: * * Bank Bus Machine PortSz Device * ---- --- ------- ------ ------ * 0 60x GPCM 32 bit FLASH (SIMM - 4MB) * 1 60x GPCM 32 bit unused * 2 60x SDRAM 64 bit SDRAM (DIMM - 16MB or 64MB) * 3 60x SDRAM 64 bit unused * 4 Local GPCM 8 bit IO (on board - 64k) * 5 60x GPCM 8 bit unused * 6 60x GPCM 8 bit unused * 7 60x GPCM 8 bit unused * */ /*----------------------------------------------------------------------- * BR0 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR0 - Option Register * Ref: Section 10.3.2 on page 10-18 *----------------------------------------------------------------------- */ /* Bank 0,1 - FLASH SIMM * * This expects the FLASH SIMM to be connected to *CS0 * It consists of 4 AM29F016D parts. * * Note: For the 8 MB SIMM, *CS1 is unused. */ /* BR0 is configured as follows: * * - Base address of 0x40000000 * - 32 bit port size * - Data errors checking is disabled * - Read and write access * - GPCM 60x bus * - Access are handled by the memory controller according to MSEL * - Not used for atomic operations * - No data pipelining is done * - Valid */ #define CONFIG_SYS_BR0_PRELIM ((CONFIG_SYS_FLASH0_BASE & BRx_BA_MSK) |\ BRx_PS_32 |\ BRx_MS_GPCM_P |\ BRx_V) /* OR0 is configured as follows: * * - 8 MB * - *BCTL0 is asserted upon access to the current memory bank * - *CW / *WE are negated a quarter of a clock earlier * - *CS is output at the same time as the address lines * - Uses a clock cycle length of 5 * - *PSDVAL is generated internally by the memory controller * unless *GTA is asserted earlier externally. * - Relaxed timing is generated by the GPCM for accesses * initiated to this memory region. * - One idle clock is inserted between a read access from the * current bank and the next access. */ #define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH0_SIZE) |\ ORxG_CSNT |\ ORxG_ACS_DIV1 |\ ORxG_SCY_5_CLK |\ ORxG_TRLX |\ ORxG_EHTR) /*----------------------------------------------------------------------- * BR2 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR2 - Option Register * Ref: Section 10.3.2 on page 10-16 *----------------------------------------------------------------------- */ /* Bank 2 - SDRAM DIMM * * 16MB DIMM: P/N * 64MB DIMM: P/N 1W-8864X8-4-P1-EST or * MT4LSDT864AG-10EB1 (Micron) * * Note: *CS3 is unused for this DIMM */ /* With a 16 MB or 64 MB DIMM, the BR2 is configured as follows: * * - Base address of 0x00000000 * - 64 bit port size (60x bus only) * - Data errors checking is disabled * - Read and write access * - SDRAM 60x bus * - Access are handled by the memory controller according to MSEL * - Not used for atomic operations * - No data pipelining is done * - Valid */ #define CONFIG_SYS_BR2_PRELIM ((CONFIG_SYS_SDRAM0_BASE & BRx_BA_MSK) |\ BRx_PS_64 |\ BRx_MS_SDRAM_P |\ BRx_V) /* With a 16 MB DIMM, the OR2 is configured as follows: * * - 16 MB * - 2 internal banks per device * - Row start address bit is A9 with PSDMR[PBI] = 0 * - 11 row address lines * - Back-to-back page mode * - Internal bank interleaving within save device enabled */ #if (CONFIG_SYS_SDRAM0_SIZE == 16) #define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM0_SIZE) |\ ORxS_BPD_2 |\ ORxS_ROWST_PBI0_A9 |\ ORxS_NUMR_11) /* With a 16 MB DIMM, the PSDMR is configured as follows: * * - Page Based Interleaving, * - Refresh Enable, * - Address Multiplexing where A5 is output on A14 pin * (A6 on A15, and so on), * - use address pins A16-A18 as bank select, * - A9 is output on SDA10 during an ACTIVATE command, * - earliest timing for ACTIVATE command after REFRESH command is 7 clocks, * - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command * is 3 clocks, * - earliest timing for READ/WRITE command after ACTIVATE command is * 2 clocks, * - earliest timing for PRECHARGE after last data was read is 1 clock, * - earliest timing for PRECHARGE after last data was written is 1 clock, * - CAS Latency is 2. */ /*----------------------------------------------------------------------- * PSDMR - 60x Bus SDRAM Mode Register * Ref: Section 10.3.3 on page 10-21 *----------------------------------------------------------------------- */ #define CONFIG_SYS_PSDMR (PSDMR_RFEN |\ PSDMR_SDAM_A14_IS_A5 |\ PSDMR_BSMA_A16_A18 |\ PSDMR_SDA10_PBI0_A9 |\ PSDMR_RFRC_7_CLK |\ PSDMR_PRETOACT_3W |\ PSDMR_ACTTORW_2W |\ PSDMR_LDOTOPRE_1C |\ PSDMR_WRC_1C |\ PSDMR_CL_2) #endif /* (CONFIG_SYS_SDRAM0_SIZE == 16) */ /* With a 64 MB DIMM, the OR2 is configured as follows: * * - 64 MB * - 4 internal banks per device * - Row start address bit is A8 with PSDMR[PBI] = 0 * - 12 row address lines * - Back-to-back page mode * - Internal bank interleaving within save device enabled */ #if (CONFIG_SYS_SDRAM0_SIZE == 64) #define CONFIG_SYS_OR2_PRELIM (MEG_TO_AM(CONFIG_SYS_SDRAM0_SIZE) |\ ORxS_BPD_4 |\ ORxS_ROWST_PBI0_A8 |\ ORxS_NUMR_12) /* With a 64 MB DIMM, the PSDMR is configured as follows: * * - Page Based Interleaving, * - Refresh Enable, * - Address Multiplexing where A5 is output on A14 pin * (A6 on A15, and so on), * - use address pins A14-A16 as bank select, * - A9 is output on SDA10 during an ACTIVATE command, * - earliest timing for ACTIVATE command after REFRESH command is 7 clocks, * - earliest timing for ACTIVATE or REFRESH command after PRECHARGE command * is 3 clocks, * - earliest timing for READ/WRITE command after ACTIVATE command is * 2 clocks, * - earliest timing for PRECHARGE after last data was read is 1 clock, * - earliest timing for PRECHARGE after last data was written is 1 clock, * - CAS Latency is 2. */ /*----------------------------------------------------------------------- * PSDMR - 60x Bus SDRAM Mode Register * Ref: Section 10.3.3 on page 10-21 *----------------------------------------------------------------------- */ #define CONFIG_SYS_PSDMR (PSDMR_RFEN |\ PSDMR_SDAM_A14_IS_A5 |\ PSDMR_BSMA_A14_A16 |\ PSDMR_SDA10_PBI0_A9 |\ PSDMR_RFRC_7_CLK |\ PSDMR_PRETOACT_3W |\ PSDMR_ACTTORW_2W |\ PSDMR_LDOTOPRE_1C |\ PSDMR_WRC_1C |\ PSDMR_CL_2) #endif /* (CONFIG_SYS_SDRAM0_SIZE == 64) */ #define CONFIG_SYS_PSRT 0x0e #define CONFIG_SYS_MPTPR MPTPR_PTP_DIV32 /*----------------------------------------------------------------------- * BR4 - Base Register * Ref: Section 10.3.1 on page 10-14 * OR4 - Option Register * Ref: Section 10.3.2 on page 10-18 *----------------------------------------------------------------------- */ /* Bank 4 - Onboard Memory Mapped IO controller * * This expects the onboard IO controller to connected to *CS4 and * the local bus. * - Base address of 0xe0000000 * - 8 bit port size (local bus only) * - Read and write access * - GPCM local bus * - Not used for atomic operations * - No data pipelining is done * - Valid * - extended hold time * - 11 wait states */ #ifdef CONFIG_SYS_IO_BASE # define CONFIG_SYS_BR4_PRELIM ((CONFIG_SYS_IO_BASE & BRx_BA_MSK) |\ BRx_PS_8 |\ BRx_MS_GPCM_L |\ BRx_V) # define CONFIG_SYS_OR4_PRELIM (ORxG_AM_MSK |\ ORxG_SCY_11_CLK |\ ORxG_EHTR) #endif /* CONFIG_SYS_IO_BASE */ #endif /* __CONFIG_H */