From cce625e557416d06aeddaab0967b3119748cd21e Mon Sep 17 00:00:00 2001
From: wdenk <wdenk>
Date: Tue, 28 Sep 2004 19:00:19 +0000
Subject: * Patch by Stephen Williams, 15 July 2004   Set the PCI class code
 for JSE board as part of PCI interface setup

* Patch by Michael Bendzick, 15 Jul 2004:
  Fix problem with writes with odd sizes in drivers/cfi_flash.c when
  CFG_FLASH_USE_BUFFER_WRITE is set
---
 board/jse/host_bridge.c | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

(limited to 'board/jse')

diff --git a/board/jse/host_bridge.c b/board/jse/host_bridge.c
index d68744518a..11c41bdada 100644
--- a/board/jse/host_bridge.c
+++ b/board/jse/host_bridge.c
@@ -40,9 +40,12 @@ void host_bridge_init (void)
 	pci_dev_t dev = PCI_BDF (0, 10, 0);
 
 	int rc;
-	u32 val32;
 
-	rc = pci_read_config_dword (dev, 0, &val32);
+	/* Set PCI Class code --
+	   The primary side sees this class code at 0x08 in the
+	   primary config space. This must be something other then a
+	   bridge, or MS Windows starts doing weird stuff to me. */
+	pci_write_config_dword (dev, 0x48, 0x04800000);
 
 	/* Set subsystem ID --
 	   The primary side sees this value at 0x2c. We set it here so
-- 
cgit v1.2.1