summaryrefslogtreecommitdiffstats
path: root/arch/arm/lib/gic_64.S
Commit message (Collapse)AuthorAgeFilesLines
* armv8/fsl-lsch3: Release secondary cores from boot hold off with Boot PageYork Sun2014-09-251-7/+3
| | | | | | | | | | Secondary cores need to be released from holdoff by boot release registers. With GPP bootrom, they can boot from main memory directly. Individual spin table is used for each core. Spin table and the boot page is reserved in device tree so OS won't overwrite. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Arnab Basu <arnab.basu@freescale.com>
* arm64 patch: gicv3 supportDavid Feng2014-04-081-0/+194
This patch add gicv3 support to uboot armv8 platform. Changes for v2: - rename arm/cpu/armv8/gic.S with arm/lib/gic_64.S - move smp_kick_all_cpus() from gic.S to start.S, it would be implementation dependent. - Each core initialize it's own ReDistributor instead of master initializeing all ReDistributors. This is advised by arnab.basu <arnab.basu@freescale.com>. Signed-off-by: David Feng <fenghua@phytium.com.cn>
OpenPOWER on IntegriCloud