path: root/arch/arm/cpu/armv7/nonsec_virt.S
Commit message (Expand)AuthorAgeFilesLines
* Use correct spelling of "U-Boot"Bin Meng2016-02-061-1/+1
* arndale: Apply Cortex-A15 errata #773022 and #774769Ian Campbell2015-10-111-0/+14
* ARM: HYP/non-sec: Fix the ARCH Timer frequency setting.Xiubo Li2014-12-111-2/+2
* ARM: HYP/non-sec: add the pen address BE mode support.Xiubo Li2014-12-111-0/+3
* ARM: HYP/non-sec: add the option for a second-stage monitorMarc Zyngier2014-07-281-2/+11
* ARM: HYP/non-sec: allow relocation to secure RAMMarc Zyngier2014-07-281-84/+77
* ARM: non-sec: reset CNTVOFF to zeroMarc Zyngier2014-07-281-1/+8
* ARM: HYP/non-sec: add a barrier after setting SCR.NS==1Marc Zyngier2014-07-281-0/+1
* ARM: align MVBAR on 32 byte boundaryMasahiro Yamada2013-12-061-1/+1
* ARM: virtualization: replace verbose license with SPDX identifierAndre Przywara2013-10-071-17/+1
* ARM: extend non-secure switch to also go into HYP modeAndre Przywara2013-10-031-5/+38
* ARM: add SMP support for non-secure switchAndre Przywara2013-10-031-0/+35
* ARM: add assembly routine to switch to non-secure stateAndre Przywara2013-10-031-0/+87
* ARM: add secure monitor handler to switch to non-secure stateAndre Przywara2013-10-031-0/+53
OpenPOWER on IntegriCloud