summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* bios_emulator: Always print errors when opcode decode failsSimon Glass2014-11-253-18/+22
* bios_emulator: Add an option to enable debuggingSimon Glass2014-11-259-54/+90
* bios_emulator: Allow a custom interrupt handler to be installedSimon Glass2014-11-252-0/+6
* bios_emulator: Add vesa support and allow ROMs to be passed in as dataSimon Glass2014-11-253-58/+152
* bios_emulator: Allow x86 to use the emulatorSimon Glass2014-11-254-23/+23
* x86: config: Enable video support for chromebook_linkSimon Glass2014-11-251-7/+3
* x86: dts: Add video information to the device treeSimon Glass2014-11-251-0/+13
* x86: Add initial video device init for Intel GMASimon Glass2014-11-258-1/+969
* x86: Allow an option ROM to be built into U-BootSimon Glass2014-11-251-0/+3
* x86: video: Add video driver for bare x86 boardsSimon Glass2014-11-252-0/+38
* pci: Add general support for execution of video ROMsSimon Glass2014-11-255-2/+353
* x86: Add support for running option ROMs nativelySimon Glass2014-11-255-0/+946
* Add support for Vesa BIOS extensionsSimon Glass2014-11-251-0/+103
* x86: Add vesa mode configuration optionsSimon Glass2014-11-251-0/+149
* x86: Add GDT descriptors for option ROMsSimon Glass2014-11-252-22/+18
* Introduce a header file for the BIOS emulatorSimon Glass2014-11-253-52/+46
* x86: Add a definition of asmlinkageSimon Glass2014-11-251-0/+3
* x86: config: Enable SPI for chromebook_linkSimon Glass2014-11-251-4/+0
* x86: ivybridge: Add northbridge init functionsSimon Glass2014-11-255-1/+207
* x86: Drop some msr functions that we don't supportSimon Glass2014-11-251-11/+0
* x86: Add init for model 206AX CPUSimon Glass2014-11-257-0/+528
* x86: Add LAPIC setup codeSimon Glass2014-11-254-2/+181
* x86: Drop old CONFIG_INTEL_CORE_ARCH codeSimon Glass2014-11-251-28/+0
* x86: Remove unnecessary call to initr_enable_interrupts()Bin Meng2014-11-251-1/+1
* x86: Refactor interrupt_init()Bin Meng2014-11-253-14/+23
* x86: Remove cpu_init_r() for x86Bin Meng2014-11-253-9/+1
* x86: Call cpu_init_interrupts() from interrupt_init()Bin Meng2014-11-252-2/+3
* x86: Add Intel speedstep and turbo mode codeSimon Glass2014-11-254-0/+219
* x86: ivybridge: Set up XHCI USBSimon Glass2014-11-253-0/+34
* x86: config: Enable USB on linkSimon Glass2014-11-251-2/+0
* x86: ivybridge: Set up EHCI USBSimon Glass2014-11-254-0/+33
* x86: dts: Add SATA settings for linkSimon Glass2014-11-252-1/+7
* x86: ivybridge: Add SATA initSimon Glass2014-11-258-0/+334
* x86: dts: Add LPC settings for linkSimon Glass2014-11-251-0/+8
* x86: dts: Move PCI peripherals into a pci nodeSimon Glass2014-11-251-13/+15
* x86: ivybridge: Add additional LPC initSimon Glass2014-11-253-4/+572
* x86: ivybridge: Add PCH initSimon Glass2014-11-253-0/+173
* x86: Add a simple header file for ACPISimon Glass2014-11-251-0/+24
* x86: ivybridge: Add support for BD82x6x PCHSimon Glass2014-11-255-0/+167
* x86: Set up edge triggering on interrupt 9Simon Glass2014-11-252-0/+49
* pci: Add functions to read and write a BAR addressSimon Glass2014-11-252-3/+44
* x86: config: Enable plug-and-play for link PCISimon Glass2014-11-251-0/+3
* x86: pci: Add handlers before and after a PCI hose scanSimon Glass2014-11-252-0/+15
* x86: Add ioapic.h headerSimon Glass2014-11-251-0/+38
* rtc: mc146818: Set up RTC at start of daySimon Glass2014-11-253-5/+45
* x86: Factor out common values in the link scriptSimon Glass2014-11-252-7/+12
* x86: Ensure that all relocation data is included in the imageSimon Glass2014-11-251-1/+3
* x86: Panic if there is no relocation dataSimon Glass2014-11-251-0/+3
* x86: Remove board_early_init_r()Simon Glass2014-11-254-20/+0
* pci: Update pci_ids.h to include some missing IDsSimon Glass2014-11-251-6/+181
OpenPOWER on IntegriCloud