path: root/arch/arm/cpu
diff options
authorYe Li <>2016-06-15 10:53:01 +0800
committerYork Sun <>2016-06-28 12:08:53 -0700
commit84ecdf6da9eb102b2de87d5912d1554f44d33237 (patch)
tree38530fee427d50204ab35c1c181e2ca5744e4d5f /arch/arm/cpu
parentf53225cce406058c09cf81456d9dc4956fef1b73 (diff)
fsl_esdhc: Update clock enable bits for USDHC
The USDHC moves the 4 clock bits CARD_CLK_SOFT_EN, IPG_PERCLK_SOFT_EN, HCLK_SOFT_EN, and IPG_CLK_SOFT_EN from sysctl register to vendorspec register. The driver uses RSTA to replace the clock gate off operation. But this is not a good solution because: 1. when using RSTA, we should wait this bit to clear by itself. This is not implemeneted in the code. 2. After RSTA is set, it is recommended that the Host Driver reset the external card and reinitialize it. So in this patch, we change to use the vendorspec registers for these bits operation. Signed-off-by: Ye Li <> Signed-off-by: Peng Fan <> Cc: York Sun <> Cc: Stefano Babic <> Cc: Pantelis Antoniou <> Cc: Fabio Estevam <> Tested-by: Fabio Estevam <> Reviewed-by: York Sun <>
Diffstat (limited to 'arch/arm/cpu')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud