diff options
| author | Stefan Agner <stefan@agner.ch> | 2016-05-05 13:42:45 -0700 |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2016-05-17 17:52:20 +0200 |
| commit | f716bf11f3f96e487772d9e47d413c7b30f26b6c (patch) | |
| tree | 45f3b444c87c760e5bf611cb30cde4cc72bfe4ea /arch/arm/cpu/armv7 | |
| parent | 1fb51333952ec59fb83312c777bb3665e68f818d (diff) | |
| download | blackbird-obmc-uboot-f716bf11f3f96e487772d9e47d413c7b30f26b6c.tar.gz blackbird-obmc-uboot-f716bf11f3f96e487772d9e47d413c7b30f26b6c.zip | |
imx: imx7d: fix ahb clock mux 1
The clock parent of the AHB root clock when using mux option 1
is the SYS PLL 270MHz clock. This is specified in Table 5-11
Clock Root Table of the i.MX 7Dual Applications Processor
Reference Manual.
While it could be a documentation error, the 270MHz parent is
also mentioned in the boot ROM configuration in Table 6-28: The
clock is by default at 135MHz due to a POST_PODF value of 1
(=> divider of 2).
Signed-off-by: Stefan Agner <stefan@agner.ch>
Diffstat (limited to 'arch/arm/cpu/armv7')
| -rw-r--r-- | arch/arm/cpu/armv7/mx7/clock_slice.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/cpu/armv7/mx7/clock_slice.c b/arch/arm/cpu/armv7/mx7/clock_slice.c index ad5d504d28..1665df92ad 100644 --- a/arch/arm/cpu/armv7/mx7/clock_slice.c +++ b/arch/arm/cpu/armv7/mx7/clock_slice.c @@ -55,7 +55,7 @@ static struct clk_root_map root_array[] = { PLL_ENET_MAIN_250M_CLK, PLL_AUDIO_MAIN_CLK} }, {AHB_CLK_ROOT, CCM_AHB_CHANNEL, - {OSC_24M_CLK, PLL_SYS_PFD2_135M_CLK, PLL_DRAM_MAIN_533M_CLK, + {OSC_24M_CLK, PLL_SYS_PFD2_270M_CLK, PLL_DRAM_MAIN_533M_CLK, PLL_SYS_PFD0_392M_CLK, PLL_ENET_MAIN_125M_CLK, PLL_USB_MAIN_480M_CLK, PLL_AUDIO_MAIN_CLK, PLL_VIDEO_MAIN_CLK} }, |
