summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* cache: enable L2 sram icache in menuconfigSteven Miao2012-07-241-1/+1
* cpufreq: change debug message level to show clock change errorSteven Miao2012-07-242-2/+3
* bf60x: Add wake up latency bench for deep sleep mode.Sonic Zhang2012-07-241-0/+2
* bfin: pm: add deepsleep for bf60xSonic Zhang2012-07-247-127/+197
* irq: set cgu event handle to fasteoi handleSteven Miao2012-07-241-1/+1
* blackfin: Kconfig: fix ROM range for bf60xBob Liu2012-07-241-1/+2
* bfin: reorg clock init steps for bf609Bob Liu2012-07-244-133/+224
* bfin-dma: only use MDMA3 on bf609Steven Miao2012-07-241-2/+2
* bf609: bfin_crc: Remove unused CRC TX DMA platform resources.Sonic Zhang2012-07-241-5/+0
* pm: dpmc macro typo fixSteven Miao2012-07-241-1/+1
* bf60x: bfin_crc: move structure bfin_crc out of head file.Sonic Zhang2012-07-241-14/+0
* bf60x: Enable Blackfin CRC crypto driver by default.Sonic Zhang2012-07-241-0/+2
* bf609: crypto: Add blackfin crypto crc driver platform data.Sonic Zhang2012-07-241-0/+41
* blackfin: Call sg_for_each to pass through the whole sg list.Sonic Zhang2012-07-241-4/+6
* bfin: add 32M, 16M and 8M uncached DMA region optionsScott Jiang2012-07-242-1/+13
* bf609: change ad7877 cs and irq pinScott Jiang2012-07-241-4/+4
* Linux 3.5Linus Torvalds2012-07-211-1/+1
* Remove SYSTEM_SUSPEND_DISK system stateRafael J. Wysocki2012-07-211-1/+0
* Merge branch 'anton-kgdb' (kgdb dmesg fixups)Linus Torvalds2012-07-214-87/+104
|\
| * kdb: Switch to nolock variants of kmsg_dump functionsAnton Vorontsov2012-07-211-4/+4
| * printk: Implement some unlocked kmsg_dump functionsAnton Vorontsov2012-07-212-13/+71
| * printk: Remove kdb_syslog_dataAnton Vorontsov2012-07-212-16/+0
| * kdb: Revive dmesg commandAnton Vorontsov2012-07-211-58/+33
* | Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2012-07-2051-168/+272
|\ \
| * | MIPS: PCI: Move fixups from __init to __devinit.Sebastian Andrzej Siewior2012-07-198-22/+22
| * | MIPS: Fix bug.h MIPS build regressionYoichi Yuasa2012-07-192-1/+1
| * | MIPS: sync-r4k: remove redundant irq operationYong Zhang2012-07-191-5/+0
| * | MIPS: smp: Warn on too early irq enableYong Zhang2012-07-191-0/+5
| * | MIPS: call set_cpu_online() on cpu being brought up with irq disabledYong Zhang2012-07-191-2/+2
| * | MIPS: call ->smp_finish() a little lateYong Zhang2012-07-191-1/+2
| * | MIPS: Yosemite: delay irq enable to ->smp_finish()Yong Zhang2012-07-191-1/+1
| * | MIPS: SMTC: delay irq enable to ->smp_finish()Yong Zhang2012-07-191-1/+2
| * | MIPS: BMIPS: delay irq enable to ->smp_finish()Yong Zhang2012-07-191-7/+7
| * | MIPS: Octeon: delay enable irq to ->smp_finish()Yong Zhang2012-07-191-1/+1
| * | MIPS: Oprofile: Fix build as a module.Ralf Baechle2012-07-191-0/+1
| * | MIPS: BCM63XX: Fix BCM6368 IPSec clock bitFlorian Fainelli2012-07-191-1/+1
| * | MIPS: perf: Fix build error caused by unused counters_per_cpu_to_total()Florian Fainelli2012-07-191-5/+0
| * | MIPS: Fix Magic SysRq L kernel crash.Vincent Wen2012-07-191-0/+3
| * | MIPS: BMIPS: Fix duplicate header inclusion.Danny Kukawka2012-07-191-1/+0
| * | mips: mark const init data with __initconst instead of __initdataUwe Kleine-König2012-07-197-9/+9
| * | MIPS: cmpxchg.h: Add missing includeAaro Koskinen2012-07-191-0/+1
| * | MIPS: Malta may also be equipped with MIPS64 R2 processors.Leonid Yegoshin2012-07-191-0/+1
| * | MIPS: Fix typo multipy -> multiplyRalf Baechle2012-07-191-2/+2
| * | MIPS: Cavium: Fix duplicate ARCH_SPARSEMEM_ENABLE in kconfig.Yoichi Yuasa2012-07-192-4/+1
| * | MIPS: BCM47xx: Fix BCMA_DRIVER_PCI_HOSTMODE config dependenciesYoichi Yuasa2012-07-191-0/+1
| * | MIPS: SMTC: Spelling and grammar corrections.Ralf Baechle2012-07-191-5/+5
| * | MIPS: Properly align the .data..init_task section.David Daney2012-07-192-3/+4
| * | MIPS: Malta: Change start address to avoid conflicts.Steven J. Hill2012-07-191-2/+3
| * | MIPS: Fix race condition with FPU thread task flag during context switch.Leonid Yegoshin2012-07-194-24/+11
| * | MIPS: Fix decoding of c0_config1 for MIPSxx caches with 32 ways per set.Douglas Leung2012-07-191-2/+2
OpenPOWER on IntegriCloud