summaryrefslogtreecommitdiffstats
path: root/simulator
Commit message (Expand)AuthorAgeFilesLines
* ipxact: Update ipxact to enable enum printouts on the simulator. (#6)Evan Lojewski2019-11-291-3/+34
* SPlit the MIPS hal from the APE hal in the simulation code.Evan Lojewski2019-06-294-54/+163
* Update DEVICE registers to include tx/rx statusEvan Lojewski2019-06-2910-0/+60
* Update the DEVICE registers to include the MAC status and events.Evan Lojewski2019-06-2410-0/+60
* Add a simple printf implimentation to the APE firmware.Evan Lojewski2019-06-222-2/+8
* Check in missing ipxact outputs.Evan Lojewski2019-06-162-0/+36
* Ensure register names are always valid.Evan Lojewski2019-06-141-1/+5
* Cleanup a few clang-analyzer issues.Evan Lojewski2019-06-101-0/+12
* Rename FILTERS to FILTERS0 to match the rest of the APE network peripherals.Evan Lojewski2019-06-054-40/+49
* Update filters to be initialized per-port.Evan Lojewski2019-06-011-0/+6
* Additional refactoring to ensure network tx/rx is enabled properly.Evan Lojewski2019-06-011-0/+7
* Remove additional system includesLojewski, Evan2019-05-111-2/+0
* Refactor network tx/rx code to allow a port structure allowing more ports tha...Lojewski, Evan2019-05-112-11/+47
* Update register generation to use type identifieres for port0 - 3.Lojewski, Evan2019-05-114-38/+38
* More cleanup - headers.Evan Lojewski2019-05-051-51/+54
* Check in some additional ipxact generator output.Evan Lojewski2019-05-0414-0/+4237
* Add a passthrough rx routine bypassing any buffers.Evan Lojewski2019-05-041-0/+3
* Update TX/RX sim generationEvan Lojewski2019-05-028-12/+21
* Add initial RX port register generation.Evan Lojewski2019-05-029-0/+611
* Begin moving APE tx code from the host to the APE.Evan Lojewski2019-05-023-0/+15
* Additioanl tx trialsEvan Lojewski2019-05-012-0/+12
* Fix register definiton for ape peripheral.Evan Lojewski2019-04-292-0/+6
* Update tx port ipxact definition and regen.Evan Lojewski2019-04-288-0/+616
* Add MAC address match registers and regenerate.Evan Lojewski2019-04-222-0/+48
* Begin adding support for setting ape statistics in the SHM region.Evan Lojewski2019-04-1413-204/+1545
* Split APE register region into two - mapped in different places based on host...Evan Lojewski2019-04-132-0/+402
* Split APE register region into two - mapped in different places based on host...Evan Lojewski2019-04-134-264/+6
* Regenrate headers with additional APE registers for RX/TX.Evan Lojewski2019-04-132-0/+168
* Regenerate header with properly component offsets.Evan Lojewski2019-04-091-8/+8
* Update APE registers to exist in the APE code.Evan Lojewski2019-04-092-8/+152
* Add initial rx-from-network initialization code.Evan Lojewski2019-04-061-8/+20
* Ass missing HAL code for the APE FILTERS and NVIC registers.Evan Lojewski2019-04-064-0/+494
* Add initial indeirect APE read support for the host cxxsim code.Evan Lojewski2019-04-068-40/+44
* Clean up CXXRegister print outptu.Evan Lojewski2019-04-061-2/+2
* Clean up CXXregister code slightly to prepare for initial APE-indirect access...Evan Lojewski2019-04-067-1100/+669
* Add initial ape loade rbinary to allow the bcmregtool to read/write arbitrary...Evan Lojewski2019-04-032-0/+28
* Regenerate headers + simulation code to allow arbitrary read/writes from the ...Evan Lojewski2019-04-036-0/+150
* Add in DEVICVE changes for simulator.Evan Lojewski2019-04-012-0/+14
* Fix typoe in HAL.Evan Lojewski2019-03-241-1/+1
* Split APE SHM out of the APE register area. Instantiate 4x in the APE, one pe...Evan Lojewski2019-03-236-542/+687
* SPlit NVM registers out of bcm5719 xml.Evan Lojewski2019-03-231-1/+1
* Update ipxact to include addtional APE registers.Evan Lojewski2019-03-162-15/+253
* Update the host/sim code to map the APE SHM reigster area.Evan Lojewski2019-03-162-1/+3
* Add som additional attention register information from the manual.Evan Lojewski2019-03-162-0/+7
* Add additional shadowed MII regisers and APE registers.Evan Lojewski2019-03-136-5/+117
* Add in additional NVM configuration registers to the ipxact and regenerate.Evan Lojewski2019-03-114-0/+42
* Align register printout bitfields.Evan Lojewski2019-02-231-3/+11
* Update stage1 to load stage2 and report the status.Evan Lojewski2019-02-236-0/+7
* Add some initial support for pretty-printing registers.Evan Lojewski2019-02-231-1/+35
* Fix MII register addresses and impliment accessing paged blocks.Evan Lojewski2019-02-161-0/+5
OpenPOWER on IntegriCloud