summaryrefslogtreecommitdiffstats
path: root/libs
Commit message (Expand)AuthorAgeFilesLines
* Split APE SHM out of the APE register area. Instantiate 4x in the APE, one pe...Evan Lojewski2019-03-232-0/+20
* Split out DEVICE registers and add 4x instances for the APE.Evan Lojewski2019-03-231-0/+16
* Start adding in APE register generation.Evan Lojewski2019-03-232-2/+57
* SPlit NVM registers out of bcm5719 xml.Evan Lojewski2019-03-234-14/+24
* Fix the APE library to release locks properly.Evan Lojewski2019-03-161-18/+18
* Update APE library to use new register definitions and add a releaseAllLocks(...Evan Lojewski2019-03-162-13/+39
* Add initial support for reading/writing shadowed MII registers. Untested.Evan Lojewski2019-03-131-2/+131
* Add additional shadowed MII regisers and APE registers.Evan Lojewski2019-03-132-72/+1834
* Add initial stage2 code - mostly just a stub right now.Evan Lojewski2019-03-112-0/+16
* Add in additional NVM configuration registers to the ipxact and regenerate.Evan Lojewski2019-03-112-3/+351
* remove casting entirely.Evan Lojewski2019-02-261-7/+1
* Remove multiplication from MII reigster, should not have been there.Evan Lojewski2019-02-261-1/+1
* Add an initial APE library to allow locking and un-locking.Evan Lojewski2019-02-264-0/+216
* Don't pass a pointer to the mii routines and then typecast, looks like it mig...Evan Lojewski2019-02-242-6/+11
* Fix padding geneartion in registers.Evan Lojewski2019-02-232-58/+2
* Add updated bitmap definitions when compiling for big endian.Evan Lojewski2019-02-232-0/+605
* Update stage1 code to latest implimentation. Zero out bss during early init.Evan Lojewski2019-02-231-1/+25
* Add API to enable NVM writes.Evan Lojewski2019-02-232-9/+25
* Fix nvm library to aquire / release lock as a single set instead of a read/mo...Evan Lojewski2019-02-231-2/+15
* Add some initial support for pretty-printing registers.Evan Lojewski2019-02-232-0/+356
* Add checking stage1 / stage2 crc and reporting if an error exists.Evan Lojewski2019-02-231-1/+1
* Add bootcode location to ipxact and regenerate.Evan Lojewski2019-02-231-5/+17
* Add generation of various memoriesEvan Lojewski2019-02-182-0/+2
* Update MII init code to match latest description for port 0.Evan Lojewski2019-02-182-1/+12
* Fix MII register addresses and impliment accessing paged blocks.Evan Lojewski2019-02-163-20/+41
* Begin adding parsing of MII registers.Evan Lojewski2019-02-163-202/+225
* Update MII library to properly read/write registers.Evan Lojewski2019-02-161-2/+6
* Clean up a few mem leaks - simulation support doesn't need to be on the heap.Evan Lojewski2019-02-141-0/+49
* Import option parsing library from https://github.com/weisslj/cpp-optparseEvan Lojewski2019-02-129-0/+1398
* Add an initial linker script and crt file for stage1Evan Lojewski2019-02-101-0/+4
* Update ipxact headers to include sim prototypes.Evan Lojewski2019-02-092-0/+6
* Do a manual clang-format runEvan Lojewski2019-02-097-107/+120
* Import initial bcm flash tool.Evan Lojewski2019-02-097-2/+407
* Update NVM API to use words instead of bytes.Evan Lojewski2019-02-092-13/+16
* Remove usage of ExternalProjectsEvan Lojewski2019-02-094-11/+214
* Add initial bcm5719 library with various component addresses. Ensure ASM file...Evan Lojewski2018-06-153-4/+4
* Begin enabling building for mips targets.Evan Lojewski2018-06-131-31/+8
* Begin setting up buidl system to build fw, tests, and utils.Evan Lojewski2018-05-171-0/+7
* Update cxx register wraper to only copy base register. Ensure write callback ...Evan Lojewski2018-05-153-700/+1196
* Initial source code import.Evan Lojewski2018-05-139-0/+2249
OpenPOWER on IntegriCloud