summaryrefslogtreecommitdiffstats
path: root/libs/MII
Commit message (Expand)AuthorAgeFilesLines
* coverity: Fix issues found with coverity (#78)Evan Lojewski2020-04-112-10/+10
* ipxact: add MII registers for the DSP and update Aux status. (#23)Evan Lojewski2020-02-061-58/+155
* format: Re-run clang-format to clean up various files. (#21)Evan Lojewski2020-01-301-4/+4
* ipxact: Update ipxact and regenerate to include updated error checking. (#19)Evan Lojewski2020-01-291-35/+35
* APE: Fix shm initialization and add additional error checking to the MII libr...Evan Lojewski2020-01-212-46/+84
* ipxact: Regnerate and fix a printout bug with undefined registers. (#8)Evan Lojewski2019-11-301-0/+52
* ipxact: Update ipxact to enable enum printouts on the simulator. (#6)Evan Lojewski2019-11-291-0/+10
* MII: Add a device parameter to enable the APE to use different registers base...Evan Lojewski2019-08-072-48/+67
* Add printouts for reserved registers.Evan Lojewski2019-06-141-0/+52
* Regenerate headers with top level print routine and update names for shared t...Evan Lojewski2019-06-141-0/+38
* Update formatting rules and ensure all enabled code is properly formatted.Evan Lojewski2019-06-061-1/+2
* Begin adding support for clang-formatEvan Lojewski2019-06-052-14/+9
* Remove additional system includesLojewski, Evan2019-05-112-2/+2
* More cleanup - headers.Evan Lojewski2019-05-051-1/+1
* First pass through clang-format.Evan Lojewski2019-05-051-24/+30
* Regenerate header with properly component offsets.Evan Lojewski2019-04-091-310/+39
* Add initial indeirect APE read support for the host cxxsim code.Evan Lojewski2019-04-061-1/+1
* Clean up CXXregister code slightly to prepare for initial APE-indirect access...Evan Lojewski2019-04-061-6/+332
* Regenerate headers + simulation code to allow arbitrary read/writes from the ...Evan Lojewski2019-04-031-0/+12
* Add arm versions of the MII and APE libraries.Evan Lojewski2019-03-301-0/+5
* Add initial support for reading/writing shadowed MII registers. Untested.Evan Lojewski2019-03-131-2/+131
* Add additional shadowed MII regisers and APE registers.Evan Lojewski2019-03-131-71/+1833
* Add initial stage2 code - mostly just a stub right now.Evan Lojewski2019-03-112-0/+16
* remove casting entirely.Evan Lojewski2019-02-261-7/+1
* Remove multiplication from MII reigster, should not have been there.Evan Lojewski2019-02-261-1/+1
* Don't pass a pointer to the mii routines and then typecast, looks like it mig...Evan Lojewski2019-02-242-6/+11
* Fix padding geneartion in registers.Evan Lojewski2019-02-231-56/+0
* Add updated bitmap definitions when compiling for big endian.Evan Lojewski2019-02-231-0/+503
* Add some initial support for pretty-printing registers.Evan Lojewski2019-02-231-0/+300
* Add generation of various memoriesEvan Lojewski2019-02-181-0/+1
* Update MII init code to match latest description for port 0.Evan Lojewski2019-02-182-1/+12
* Fix MII register addresses and impliment accessing paged blocks.Evan Lojewski2019-02-163-20/+41
* Begin adding parsing of MII registers.Evan Lojewski2019-02-163-202/+225
* Update MII library to properly read/write registers.Evan Lojewski2019-02-161-2/+6
* Update ipxact headers to include sim prototypes.Evan Lojewski2019-02-091-0/+3
* Do a manual clang-format runEvan Lojewski2019-02-092-3/+3
* Remove usage of ExternalProjectsEvan Lojewski2019-02-091-6/+50
* Add initial bcm5719 library with various component addresses. Ensure ASM file...Evan Lojewski2018-06-151-2/+1
* Update cxx register wraper to only copy base register. Ensure write callback ...Evan Lojewski2018-05-151-545/+942
* Initial source code import.Evan Lojewski2018-05-134-0/+1518
OpenPOWER on IntegriCloud