summaryrefslogtreecommitdiffstats
path: root/ipxact/regen.sh
Commit message (Expand)AuthorAgeFilesLines
* Update regen script to remove unused sim files.Evan Lojewski2019-05-051-0/+4
* Add the Finished bit for releasing the frame.Evan Lojewski2019-05-051-1/+0
* Update TX/RX sim generationEvan Lojewski2019-05-021-2/+0
* Add initial RX port register generation.Evan Lojewski2019-05-021-0/+2
* Update tx port ipxact definition and regen.Evan Lojewski2019-04-281-0/+2
* Add MAC address match registers and regenerate.Evan Lojewski2019-04-221-0/+1
* Add RX queue information and fix symbols sizes.Evan Lojewski2019-04-201-3/+3
* Begin adding support for setting ape statistics in the SHM region.Evan Lojewski2019-04-141-0/+5
* Split APE register region into two - mapped in different places based on host...Evan Lojewski2019-04-131-0/+2
* Regenrate headers with additional APE registers for RX/TX.Evan Lojewski2019-04-131-0/+1
* Update APE registers to exist in the APE code.Evan Lojewski2019-04-091-3/+3
* Add initial indeirect APE read support for the host cxxsim code.Evan Lojewski2019-04-061-0/+4
* Begin adding registers for APE tx/rx from netwokr.Evan Lojewski2019-04-041-1/+1
* Update ipxact definition an regen.Evan Lojewski2019-04-011-3/+4
* Split APE SHM out of the APE register area. Instantiate 4x in the APE, one pe...Evan Lojewski2019-03-231-2/+3
* Split out DEVICE registers and add 4x instances for the APE.Evan Lojewski2019-03-231-4/+6
* Start adding in APE register generation.Evan Lojewski2019-03-231-1/+14
* SPlit NVM registers out of bcm5719 xml.Evan Lojewski2019-03-231-4/+6
* Add bootcode location to ipxact and regenerate.Evan Lojewski2019-02-231-2/+2
* Add generation of various memoriesEvan Lojewski2019-02-181-0/+4
* Regen ipxact output with a project name specified.Evan Lojewski2019-02-141-4/+5
* Add initial bcm5719 library with various component addresses. Ensure ASM file...Evan Lojewski2018-06-151-0/+2
* Begin enabling building for mips targets.Evan Lojewski2018-06-131-0/+3
* Update cxx register wraper to only copy base register. Ensure write callback ...Evan Lojewski2018-05-151-1/+1
* Initial source code import.Evan Lojewski2018-05-131-0/+16
OpenPOWER on IntegriCloud