summaryrefslogtreecommitdiffstats
path: root/stage1
diff options
context:
space:
mode:
authorEvan Lojewski <github@meklort.com>2019-02-18 17:37:58 -0700
committerEvan Lojewski <github@meklort.com>2019-02-18 17:37:58 -0700
commit4cd594e33b8eb514b743ceaef69de2a1173bf6a9 (patch)
tree2fa23b8003ec81e046a152cd78d6dce8c7617113 /stage1
parent5a2b287cac9f534b0ba553719e079fe0edf6e38f (diff)
downloadbcm5719-ortega-4cd594e33b8eb514b743ceaef69de2a1173bf6a9.tar.gz
bcm5719-ortega-4cd594e33b8eb514b743ceaef69de2a1173bf6a9.zip
Run stage1 init_hw.c through clang-format.
Diffstat (limited to 'stage1')
-rw-r--r--stage1/init_hw.c9
1 files changed, 3 insertions, 6 deletions
diff --git a/stage1/init_hw.c b/stage1/init_hw.c
index 5cf860e..e5476f9 100644
--- a/stage1/init_hw.c
+++ b/stage1/init_hw.c
@@ -69,13 +69,12 @@ void init_mii_function0(void)
do
{
MII_selectBlock(0, 0x8610);
- }
- while(0x8610 != MII_getBlock(0))
+ } while (0x8610 != MII_getBlock(0));
// MIIPORT 0 (0x8610):0x15, set bits 0:1 to 2.
uint16_t r15h_value = MII_readRegister(0, (mii_reg_t)0x15);
r15h_value &= ~0x3;
- r15h_value |= 0x2;;
+ r15h_value |= 0x2;
MII_writeRegister(0, (mii_reg_t)0x15, r15h_value);
// and then verifies that bits 0:1 have been set to 2, and retries about a
@@ -85,7 +84,7 @@ void init_mii_function0(void)
do
{
r15h_value = MII_readRegister(0, (mii_reg_t)0x15);
- } while(2 != (r15h_value & 0x3));
+ } while (2 != (r15h_value & 0x3));
// (0x8010):0x1A, mask 0x4000.
MII_selectBlock(0, 0x8010);
@@ -104,7 +103,6 @@ void init_mii(void)
control.r16 = MII_readRegister(phy, REG_MII_CONTROL);
control.bits.AutoNegotiationEnable = 1;
MII_writeRegister(phy, REG_MII_CONTROL, control.r16);
-
}
void early_init_hw(void)
@@ -141,7 +139,6 @@ void early_init_hw(void)
void load_nvm_config(NVRAMContents_t *nvram)
{
// Load information from NVM, set various registers + mem
-
}
void init_hw(NVRAMContents_t *nvram)
OpenPOWER on IntegriCloud