1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
; RUN: opt %loadPolly %defaultOpts -polly-prepare -polly-scops -analyze < %s | FileCheck %s
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
target triple = "x86_64-linux-gnu"
;long f(long a[], long n) {
; long i, k;
; k = 1;
; for (i = 1; i < n; ++i) {
; a[i] = k * a[i - 1];
; k = a[i + 3] + a[2 * i];
; }
; return 0;
;}
define i64 @f(i64* nocapture %a, i64 %n) nounwind {
entry:
%0 = icmp sgt i64 %n, 1 ; <i1> [#uses=1]
br i1 %0, label %bb.nph, label %bb2
bb.nph: ; preds = %entry
%tmp = add i64 %n, -1 ; <i64> [#uses=1]
%.pre = load i64* %a, align 8 ; <i64> [#uses=1]
br label %bb
bb: ; preds = %bb, %bb.nph
%1 = phi i64 [ %.pre, %bb.nph ], [ %2, %bb ] ; <i64> [#uses=1]
%indvar = phi i64 [ 0, %bb.nph ], [ %tmp6, %bb ] ; <i64> [#uses=3]
%k.05 = phi i64 [ 1, %bb.nph ], [ %5, %bb ] ; <i64> [#uses=1]
%tmp6 = add i64 %indvar, 1 ; <i64> [#uses=3]
%scevgep = getelementptr i64* %a, i64 %tmp6 ; <i64*> [#uses=1]
%2 = mul nsw i64 %1, %k.05 ; <i64> [#uses=2]
store i64 %2, i64* %scevgep, align 8
%tmp7 = shl i64 %indvar, 1 ; <i64> [#uses=1]
%tmp11 = add i64 %indvar, 4 ; <i64> [#uses=1]
%tmp8 = add i64 %tmp7, 2 ; <i64> [#uses=1]
%scevgep12 = getelementptr i64* %a, i64 %tmp11 ; <i64*> [#uses=1]
%scevgep9 = getelementptr i64* %a, i64 %tmp8 ; <i64*> [#uses=1]
%3 = load i64* %scevgep9, align 8 ; <i64> [#uses=1]
%4 = load i64* %scevgep12, align 8 ; <i64> [#uses=1]
%5 = add nsw i64 %3, %4 ; <i64> [#uses=1]
%exitcond = icmp eq i64 %tmp6, %tmp ; <i1> [#uses=1]
br i1 %exitcond, label %bb2, label %bb
bb2: ; preds = %bb, %entry
ret i64 0
}
; CHECK: Context:
; CHECK: [n] -> { : n >= -9223372036854775808 and n <= 9223372036854775807 }
; CHECK: Statements {
; CHECK: Stmt_bb_nph
; CHECK: Domain :=
; CHECK: [n] -> { Stmt_bb_nph[] : n >= 2 };
; CHECK: Scattering :=
; CHECK: [n] -> { Stmt_bb_nph[] -> scattering[0, 0, 0] };
; CHECK: ReadAccess :=
; CHECK: [n] -> { Stmt_bb_nph[] -> MemRef_a[0] };
; CHECK: MustWriteAccess :=
; CHECK: [n] -> { Stmt_bb_nph[] -> MemRef_k_05_reg2mem[0] };
; CHECK: MustWriteAccess :=
; CHECK: [n] -> { Stmt_bb_nph[] -> MemRef__reg2mem[0] };
; CHECK: Stmt_bb
; CHECK: Domain :=
; CHECK: [n] -> { Stmt_bb[i0] : i0 >= 0 and i0 <= -2 + n and n >= 2 };
; CHECK: Scattering :=
; CHECK: [n] -> { Stmt_bb[i0] -> scattering[1, i0, 0] };
; CHECK: ReadAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef__reg2mem[0] };
; CHECK: ReadAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef_k_05_reg2mem[0] };
; CHECK: MustWriteAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef_a[1 + i0] };
; CHECK: ReadAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef_a[2 + 2i0] };
; CHECK: ReadAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef_a[4 + i0] };
; CHECK: MustWriteAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef_k_05_reg2mem[0] };
; CHECK: MustWriteAccess :=
; CHECK: [n] -> { Stmt_bb[i0] -> MemRef__reg2mem[0] };
|
