; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GFX900 %s ; GCN-LABEL: {{^}}chain_hi_to_lo_private: ; GCN: buffer_load_ushort [[DST:v[0-9]+]], off, [[RSRC:s\[[0-9]+:[0-9]+\]]], [[SOFF:s[0-9]+]] offset:2 ; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: buffer_load_short_d16_hi [[DST]], off, [[RSRC]], [[SOFF]] define <2 x half> @chain_hi_to_lo_private() { bb: %gep_lo = getelementptr inbounds half, half addrspace(5)* null, i64 1 %load_lo = load half, half addrspace(5)* %gep_lo %gep_hi = getelementptr inbounds half, half addrspace(5)* null, i64 0 %load_hi = load half, half addrspace(5)* %gep_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_private_different_bases: ; GCN: buffer_load_ushort [[DST:v[0-9]+]], v{{[0-9]+}}, [[RSRC:s\[[0-9]+:[0-9]+\]]], [[SOFF:s[0-9]+]] offen ; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: buffer_load_short_d16_hi [[DST]], v{{[0-9]+}}, [[RSRC]], [[SOFF]] offen define <2 x half> @chain_hi_to_lo_private_different_bases(half addrspace(5)* %base_lo, half addrspace(5)* %base_hi) { bb: %load_lo = load half, half addrspace(5)* %base_lo %load_hi = load half, half addrspace(5)* %base_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_arithmatic: ; GCN: v_add_f16_e32 [[DST:v[0-9]+]], 1.0, v{{[0-9]+}} ; GCN-NEXT: buffer_load_short_d16_hi [[DST]], v{{[0-9]+}}, s{{\[[0-9]+:[0-9]+\]}}, s{{[0-9]+}} offen define <2 x half> @chain_hi_to_lo_arithmatic(half addrspace(5)* %base, half %in) { bb: %arith_lo = fadd half %in, 1.0 %load_hi = load half, half addrspace(5)* %base %temp = insertelement <2 x half> undef, half %arith_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_group: ; GCN: ds_read_u16 [[DST:v[0-9]+]], [[ADDR:v[0-9]+]] offset:2 ; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: ds_read_u16_d16_hi [[DST]], [[ADDR]] define <2 x half> @chain_hi_to_lo_group() { bb: %gep_lo = getelementptr inbounds half, half addrspace(3)* null, i64 1 %load_lo = load half, half addrspace(3)* %gep_lo %gep_hi = getelementptr inbounds half, half addrspace(3)* null, i64 0 %load_hi = load half, half addrspace(3)* %gep_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_group_different_bases: ; GCN: ds_read_u16 [[DST:v[0-9]+]], v{{[0-9]+}} ; GCN-NEXT: s_waitcnt lgkmcnt(0) ; GCN-NEXT: ds_read_u16_d16_hi [[DST]], v{{[0-9]+}} define <2 x half> @chain_hi_to_lo_group_different_bases(half addrspace(3)* %base_lo, half addrspace(3)* %base_hi) { bb: %load_lo = load half, half addrspace(3)* %base_lo %load_hi = load half, half addrspace(3)* %base_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_global: ; GCN: global_load_ushort [[DST:v[0-9]+]], v{{\[[0-9]+:[0-9]+\]}}, off ; GCN: global_load_short_d16_hi [[DST]], v{{\[[0-9]+:[0-9]+\]}}, off define <2 x half> @chain_hi_to_lo_global() { bb: %gep_lo = getelementptr inbounds half, half addrspace(1)* null, i64 1 %load_lo = load half, half addrspace(1)* %gep_lo %gep_hi = getelementptr inbounds half, half addrspace(1)* null, i64 0 %load_hi = load half, half addrspace(1)* %gep_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_global_different_bases: ; GCN: global_load_ushort [[DST:v[0-9]+]], v{{\[[0-9]+:[0-9]+\]}}, off ; GCN-NEXT: s_waitcnt vmcnt(0) ; GCN-NEXT: global_load_short_d16_hi [[DST]], v{{\[[0-9]+:[0-9]+\]}}, off define <2 x half> @chain_hi_to_lo_global_different_bases(half addrspace(1)* %base_lo, half addrspace(1)* %base_hi) { bb: %load_lo = load half, half addrspace(1)* %base_lo %load_hi = load half, half addrspace(1)* %base_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_flat: ; GCN: flat_load_ushort [[DST:v[0-9]+]], v{{\[[0-9]+:[0-9]+\]}} ; GCN: flat_load_short_d16_hi [[DST]], v{{\[[0-9]+:[0-9]+\]}} define <2 x half> @chain_hi_to_lo_flat() { bb: %gep_lo = getelementptr inbounds half, half* null, i64 1 %load_lo = load half, half* %gep_lo %gep_hi = getelementptr inbounds half, half* null, i64 0 %load_hi = load half, half* %gep_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_flat_different_bases: ; GCN: flat_load_ushort [[DST:v[0-9]+]], v{{\[[0-9]+:[0-9]+\]}} ; GCN-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0) ; GCN-NEXT: flat_load_short_d16_hi [[DST]], v{{\[[0-9]+:[0-9]+\]}} define <2 x half> @chain_hi_to_lo_flat_different_bases(half* %base_lo, half* %base_hi) { bb: %load_lo = load half, half* %base_lo %load_hi = load half, half* %base_hi %temp = insertelement <2 x half> undef, half %load_lo, i32 0 %result = insertelement <2 x half> %temp, half %load_hi, i32 1 ret <2 x half> %result } ; Make sure we don't lose any of the private stores. ; GCN-LABEL: {{^}}vload2_private: ; GCN: buffer_store_short v{{[0-9]+}}, off, s[0:3], s{{[0-9]+}} offset:4 ; GCN: buffer_store_short_d16_hi v{{[0-9]+}}, off, s[0:3], s{{[0-9]+}} offset:6 ; GCN: buffer_store_short v{{[0-9]+}}, off, s[0:3], s{{[0-9]+}} offset:8 ; GCN: buffer_load_ushort v{{[0-9]+}}, off, s[0:3], s{{[0-9]+}} offset:4 ; GCN: buffer_load_ushort v{{[0-9]+}}, off, s[0:3], s{{[0-9]+}} offset:6 ; GCN: buffer_load_short_d16_hi v{{[0-9]+}}, off, s[0:3], s{{[0-9]+}} offset:8 define amdgpu_kernel void @vload2_private(i16 addrspace(1)* nocapture readonly %in, <2 x i16> addrspace(1)* nocapture %out) #0 { entry: %loc = alloca [3 x i16], align 2, addrspace(5) %loc.0.sroa_cast1 = bitcast [3 x i16] addrspace(5)* %loc to i8 addrspace(5)* %tmp = load i16, i16 addrspace(1)* %in, align 2 %loc.0.sroa_idx = getelementptr inbounds [3 x i16], [3 x i16] addrspace(5)* %loc, i32 0, i32 0 store volatile i16 %tmp, i16 addrspace(5)* %loc.0.sroa_idx %arrayidx.1 = getelementptr inbounds i16, i16 addrspace(1)* %in, i64 1 %tmp1 = load i16, i16 addrspace(1)* %arrayidx.1, align 2 %loc.2.sroa_idx3 = getelementptr inbounds [3 x i16], [3 x i16] addrspace(5)* %loc, i32 0, i32 1 store volatile i16 %tmp1, i16 addrspace(5)* %loc.2.sroa_idx3 %arrayidx.2 = getelementptr inbounds i16, i16 addrspace(1)* %in, i64 2 %tmp2 = load i16, i16 addrspace(1)* %arrayidx.2, align 2 %loc.4.sroa_idx = getelementptr inbounds [3 x i16], [3 x i16] addrspace(5)* %loc, i32 0, i32 2 store volatile i16 %tmp2, i16 addrspace(5)* %loc.4.sroa_idx %loc.0.sroa_cast = bitcast [3 x i16] addrspace(5)* %loc to <2 x i16> addrspace(5)* %loc.0. = load <2 x i16>, <2 x i16> addrspace(5)* %loc.0.sroa_cast, align 2 store <2 x i16> %loc.0., <2 x i16> addrspace(1)* %out, align 4 %loc.2.sroa_idx = getelementptr inbounds [3 x i16], [3 x i16] addrspace(5)* %loc, i32 0, i32 1 %loc.2.sroa_cast = bitcast i16 addrspace(5)* %loc.2.sroa_idx to <2 x i16> addrspace(5)* %loc.2. = load <2 x i16>, <2 x i16> addrspace(5)* %loc.2.sroa_cast, align 2 %arrayidx6 = getelementptr inbounds <2 x i16>, <2 x i16> addrspace(1)* %out, i64 1 store <2 x i16> %loc.2., <2 x i16> addrspace(1)* %arrayidx6, align 4 %loc.0.sroa_cast2 = bitcast [3 x i16] addrspace(5)* %loc to i8 addrspace(5)* ret void } ; There is another instruction between the misordered instruction and ; the value dependent load, so a simple operand check is insufficient. ; GCN-LABEL: {{^}}chain_hi_to_lo_group_other_dep: ; GFX900: ds_read_u16_d16_hi v1, v0 ; GFX900-NEXT: s_waitcnt lgkmcnt(0) ; GFX900-NEXT: v_pk_add_u16 v1, v1, 12 op_sel_hi:[1,0] ; GFX900-NEXT: ds_read_u16_d16 v1, v0 offset:2 ; GFX900-NEXT: s_waitcnt lgkmcnt(0) ; GFX900-NEXT: v_mov_b32_e32 v0, v1 ; GFX900-NEXT: s_setpc_b64 define <2 x i16> @chain_hi_to_lo_group_other_dep(i16 addrspace(3)* %ptr) { bb: %gep_lo = getelementptr inbounds i16, i16 addrspace(3)* %ptr, i64 1 %load_lo = load i16, i16 addrspace(3)* %gep_lo %gep_hi = getelementptr inbounds i16, i16 addrspace(3)* %ptr, i64 0 %load_hi = load i16, i16 addrspace(3)* %gep_hi %to.hi = insertelement <2 x i16> undef, i16 %load_hi, i32 1 %op.hi = add <2 x i16> %to.hi, %result = insertelement <2 x i16> %op.hi, i16 %load_lo, i32 0 ret <2 x i16> %result } ; The volatile operations aren't put on the same chain ; GCN-LABEL: {{^}}chain_hi_to_lo_group_other_dep_multi_chain: ; GFX900: ds_read_u16 v1, v0 offset:2 ; GFX900-NEXT: ds_read_u16_d16_hi v0, v0 ; GFX900-NEXT: v_mov_b32_e32 [[MASK:v[0-9]+]], 0xffff ; GFX900-NEXT: s_waitcnt lgkmcnt(0) ; GFX900-NEXT: v_pk_add_u16 v0, v0, 12 op_sel_hi:[1,0] ; GFX900-NEXT: v_bfi_b32 v0, [[MASK]], v1, v0 ; GFX900-NEXT: s_setpc_b64 define <2 x i16> @chain_hi_to_lo_group_other_dep_multi_chain(i16 addrspace(3)* %ptr) { bb: %gep_lo = getelementptr inbounds i16, i16 addrspace(3)* %ptr, i64 1 %load_lo = load volatile i16, i16 addrspace(3)* %gep_lo %gep_hi = getelementptr inbounds i16, i16 addrspace(3)* %ptr, i64 0 %load_hi = load volatile i16, i16 addrspace(3)* %gep_hi %to.hi = insertelement <2 x i16> undef, i16 %load_hi, i32 1 %op.hi = add <2 x i16> %to.hi, %result = insertelement <2 x i16> %op.hi, i16 %load_lo, i32 0 ret <2 x i16> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_private_other_dep: ; GFX900: buffer_load_short_d16_hi v1, v0, s[0:3], s4 offen ; GFX900-NEXT: s_waitcnt vmcnt(0) ; GFX900-NEXT: v_pk_add_u16 v1, v1, 12 op_sel_hi:[1,0] ; GFX900-NEXT: buffer_load_short_d16 v1, v0, s[0:3], s4 offen offset:2 ; GFX900-NEXT: s_waitcnt vmcnt(0) ; GFX900-NEXT: v_mov_b32_e32 v0, v1 ; GFX900-NEXT: s_setpc_b64 define <2 x i16> @chain_hi_to_lo_private_other_dep(i16 addrspace(5)* %ptr) { bb: %gep_lo = getelementptr inbounds i16, i16 addrspace(5)* %ptr, i64 1 %load_lo = load i16, i16 addrspace(5)* %gep_lo %gep_hi = getelementptr inbounds i16, i16 addrspace(5)* %ptr, i64 0 %load_hi = load i16, i16 addrspace(5)* %gep_hi %to.hi = insertelement <2 x i16> undef, i16 %load_hi, i32 1 %op.hi = add <2 x i16> %to.hi, %result = insertelement <2 x i16> %op.hi, i16 %load_lo, i32 0 ret <2 x i16> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_global_other_dep: ; GFX900: global_load_ushort v2, v[0:1], off offset:2 ; GFX900-NEXT: global_load_short_d16_hi v0, v[0:1], off ; GFX900-NEXT: v_mov_b32_e32 [[MASK:v[0-9]+]], 0xffff ; GFX900-NEXT: s_waitcnt vmcnt(0) ; GFX900-NEXT: v_pk_add_u16 v0, v0, 12 op_sel_hi:[1,0] ; GFX900-NEXT: v_bfi_b32 v0, [[MASK]], v2, v0 ; GFX900-NEXT: s_setpc_b64 define <2 x i16> @chain_hi_to_lo_global_other_dep(i16 addrspace(1)* %ptr) { bb: %gep_lo = getelementptr inbounds i16, i16 addrspace(1)* %ptr, i64 1 %load_lo = load volatile i16, i16 addrspace(1)* %gep_lo %gep_hi = getelementptr inbounds i16, i16 addrspace(1)* %ptr, i64 0 %load_hi = load volatile i16, i16 addrspace(1)* %gep_hi %to.hi = insertelement <2 x i16> undef, i16 %load_hi, i32 1 %op.hi = add <2 x i16> %to.hi, %result = insertelement <2 x i16> %op.hi, i16 %load_lo, i32 0 ret <2 x i16> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_flat_other_dep: ; GFX900: flat_load_ushort v2, v[0:1] offset:2 ; GFX900-NEXT: flat_load_short_d16_hi v0, v[0:1] ; GFX900-NEXT: v_mov_b32_e32 [[MASK:v[0-9]+]], 0xffff ; GFX900-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0) ; GFX900-NEXT: v_pk_add_u16 v0, v0, 12 op_sel_hi:[1,0] ; GFX900-NEXT: v_bfi_b32 v0, v1, v2, v0 ; GFX900-NEXT: s_setpc_b64 define <2 x i16> @chain_hi_to_lo_flat_other_dep(i16 addrspace(0)* %ptr) { bb: %gep_lo = getelementptr inbounds i16, i16 addrspace(0)* %ptr, i64 1 %load_lo = load volatile i16, i16 addrspace(0)* %gep_lo %gep_hi = getelementptr inbounds i16, i16 addrspace(0)* %ptr, i64 0 %load_hi = load volatile i16, i16 addrspace(0)* %gep_hi %to.hi = insertelement <2 x i16> undef, i16 %load_hi, i32 1 %op.hi = add <2 x i16> %to.hi, %result = insertelement <2 x i16> %op.hi, i16 %load_lo, i32 0 ret <2 x i16> %result } ; GCN-LABEL: {{^}}chain_hi_to_lo_group_may_alias_store: ; GFX900: v_mov_b32_e32 [[K:v[0-9]+]], 0x7b ; GFX900-NEXT: ds_read_u16 v3, v0 ; GFX900-NEXT: ds_write_b16 v1, [[K]] ; GFX900-NEXT: ds_read_u16 v0, v0 offset:2 ; GFX900-NEXT: s_waitcnt lgkmcnt(0) ; GFX900-NEXT: v_and_b32_e32 v0, 0xffff, v0 ; GFX900-NEXT: v_lshl_or_b32 v0, v3, 16, v0 ; GFX900-NEXT: s_setpc_b64 define <2 x i16> @chain_hi_to_lo_group_may_alias_store(i16 addrspace(3)* %ptr, i16 addrspace(3)* %may.alias) { bb: %gep_lo = getelementptr inbounds i16, i16 addrspace(3)* %ptr, i64 1 %gep_hi = getelementptr inbounds i16, i16 addrspace(3)* %ptr, i64 0 %load_hi = load i16, i16 addrspace(3)* %gep_hi store i16 123, i16 addrspace(3)* %may.alias %load_lo = load i16, i16 addrspace(3)* %gep_lo %to.hi = insertelement <2 x i16> undef, i16 %load_hi, i32 1 %result = insertelement <2 x i16> %to.hi, i16 %load_lo, i32 0 ret <2 x i16> %result }