From 2db00ce4b6893fc58a31e33aa9e771c3e206b2fc Mon Sep 17 00:00:00 2001
From: Hrvoje Varga <Hrvoje.Varga@imgtec.com>
Date: Fri, 22 Jul 2016 07:18:33 +0000
Subject: [mips][microMIPS] Implement SLT, SLTI, SLTIU, SLTU microMIPS32r6
 instructions Differential Revision: https://reviews.llvm.org/D19906

llvm-svn: 276397
---
 llvm/lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp | 1 +
 1 file changed, 1 insertion(+)

(limited to 'llvm/lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp')

diff --git a/llvm/lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp b/llvm/lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp
index 0fd593fcfbe..49c42fd1880 100644
--- a/llvm/lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp
+++ b/llvm/lib/Target/Mips/InstPrinter/MipsInstPrinter.cpp
@@ -236,6 +236,7 @@ bool MipsInstPrinter::printAlias(const MCInst &MI, raw_ostream &OS) {
     // beq $r0, $zero, $L2 => beqz $r0, $L2
     return isReg<Mips::ZERO_64>(MI, 1) && printAlias("beqz", MI, 0, 2, OS);
   case Mips::BNE:
+  case Mips::BNE_MM:
     // bne $r0, $zero, $L2 => bnez $r0, $L2
     return isReg<Mips::ZERO>(MI, 1) && printAlias("bnez", MI, 0, 2, OS);
   case Mips::BNE64:
-- 
cgit v1.2.3