summaryrefslogtreecommitdiffstats
path: root/mlir/test/Conversion/VectorToLLVM
Commit message (Expand)AuthorAgeFilesLines
* [mlir][VectorOps] Implement insert_strided_slice conversionNicolas Vasilache2020-01-091-1/+41
* [mlir][VectorOps] Implement strided_slice conversionNicolas Vasilache2020-01-091-0/+61
* [VectorOps] unify vector dialect "subscripts"Aart Bik2019-12-201-27/+27
* [VectorOps] minor cleanup: vector dialect "subscripts" are i32Aart Bik2019-12-191-8/+8
* [VectorOps] Add vector.print definition, with lowering supportAart Bik2019-12-181-0/+38
* [VectorOps] Add [insert/extract]element definition together with lowering to ...Aart Bik2019-12-161-0/+20
* [VectorOps] Add lowering of vector.shuffle to LLVM IRAart Bik2019-12-121-165/+215
* [VectorOps] Add lowering of vector.insert to LLVM IRAart Bik2019-12-101-0/+53
* [VectorOps] Add a ShuffleOp to the VectorOps dialectAart Bik2019-12-091-5/+5
* [VecOps] Rename vector.[insert|extract]element to just vector.[insert|extract]Aart Bik2019-12-061-2/+2
* [VectorOps] Add lowering of vector.broadcast to LLVM IRAart Bik2019-12-061-0/+200
* Refactor dependencies to expose Vector transformations as patterns - NFCNicolas Vasilache2019-12-031-0/+64
* Refactor the LowerVectorTransfers pass to use the RewritePattern infra - NFCNicolas Vasilache2019-11-141-64/+0
* Use MemRefDescriptor in Vector-to-LLVM convresionAlex Zinenko2019-11-141-6/+5
* Move VectorOps to Tablegen - (almost) NFCNicolas Vasilache2019-11-141-11/+7
* Add support for alignment attribute in std.alloc.Nicolas Vasilache2019-11-121-7/+10
* Implement lowering of VectorTypeCastOp to LLVMNicolas Vasilache2019-10-181-2/+19
* LLVM dialect: prefix auxiliary operations with "mlir."Alex Zinenko2019-09-031-3/+3
* LLVM dialect: prefix operations that correspond to intrinsics with "intr."Alex Zinenko2019-08-201-2/+2
* Extend vector.outerproduct with an optional 3rd argumentNicolas Vasilache2019-08-161-26/+42
* Add lowering of vector dialect to LLVM dialect.Nicolas Vasilache2019-08-121-0/+33
OpenPOWER on IntegriCloud