summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
...
* Atomic load/store support in LICM.Eli Friedman2011-08-153-10/+97
| | | | llvm-svn: 137648
* Enforce the constraint that Rt must be even on LDRD/STRD instructions in ARM ↵Owen Anderson2011-08-152-33/+47
| | | | | | | | mode. Update tests to reflect this fact. Patch by James Molloy. llvm-svn: 137647
* Add an ipsccp test. Migrated from test/FrontendC++.Eric Christopher2011-08-151-0/+26
| | | | llvm-svn: 137646
* Add a test for Thumb1 LDRSH decoding.Owen Anderson2011-08-151-0/+3
| | | | llvm-svn: 137645
* Add testcase for STRH. Patch by James Molloy.Owen Anderson2011-08-151-0/+3
| | | | llvm-svn: 137644
* Remove dead classes.Owen Anderson2011-08-151-33/+0
| | | | llvm-svn: 137643
* The "landingpad" instruction will never be "trivially" dead.Bill Wendling2011-08-151-0/+4
| | | | llvm-svn: 137642
* Fix incorrect encoding of UMAAL and friends. Patch by James Molloy.Owen Anderson2011-08-153-6/+6
| | | | llvm-svn: 137641
* Simplify mapping to variable from its abstract variable info.Devang Patel2011-08-152-29/+18
| | | | | | When a variable is inlined multiple places, abstract variable keeps name, location, type etc.. info and all other concreate instances of the variable directly refers to abstract variable. llvm-svn: 137637
* Fix decoding LDRSB and LDRSH in Thumb1 mode. Patch by James Molloy.Owen Anderson2011-08-152-6/+10
| | | | llvm-svn: 137636
* Fix problems decoding the to/from-lane NEON memory instructions, and add a ↵Owen Anderson2011-08-153-4/+2333
| | | | | | comprehensive NEON decoding testcase. llvm-svn: 137635
* Refactor.Devang Patel2011-08-152-5/+11
| | | | llvm-svn: 137632
* Refactor.Devang Patel2011-08-152-15/+9
| | | | llvm-svn: 137631
* Don't try to sink the landingpad instruction. It's immobile.Bill Wendling2011-08-151-2/+3
| | | | llvm-svn: 137629
* The landingpad instruction isn't loop-invariant.Bill Wendling2011-08-151-0/+3
| | | | llvm-svn: 137628
* Mark the SCC as "might unwind" if we run into a 'resume' instruction.Bill Wendling2011-08-151-2/+3
| | | | llvm-svn: 137627
* Skip the insertion iterator past the landingpad instruction if there.Bill Wendling2011-08-151-0/+1
| | | | llvm-svn: 137626
* Refactor. Global variables are part of compile unit so let CompileUnit ↵Devang Patel2011-08-155-129/+151
| | | | | | create new global variable. llvm-svn: 137621
* Tidy up trailing whitespace.Jim Grosbach2011-08-151-4/+4
| | | | llvm-svn: 137619
* Refactor. A subprogram is part of compile unit so let CompileUnit construct ↵Devang Patel2011-08-154-114/+141
| | | | | | new subprogram. llvm-svn: 137618
* Update comment to reflect MC target machine refactor.Jim Grosbach2011-08-151-1/+1
| | | | llvm-svn: 137615
* Add inlining for the new EH scheme.Bill Wendling2011-08-141-17/+146
| | | | | | | | | | | | | This builds off of the current scheme, but instead of llvm.eh.exception and llvm.eh.selector, it uses the landingpad instruction. And instead of llvm.eh.resume, it uses the resume instruction. Because of the invariants in the landing pad instruction, a lot of code that's currently needed to find the appropriate intrinsic calls for an invoke instruction won't be needed once we go to the new EH scheme. The "FIXME"s tell us what to remove after we switch. llvm-svn: 137576
* This transform is not safe. Thanks to Eli for pointing that out!Nick Lewycky2011-08-142-18/+11
| | | | llvm-svn: 137575
* Don't attempt to add 'nsw' when intermediate instructions had no such guarantee.Nick Lewycky2011-08-142-5/+36
| | | | llvm-svn: 137572
* Teach instcombine to preserve the nsw bit by doing an after-the-fact analysisNick Lewycky2011-08-142-3/+70
| | | | | | when combining add and sub instructions. Patch by Pranav Bhandarkar! llvm-svn: 137570
* EE: Provide the symbol "lseek64" explicitly with <unistd.h> on Linux glibc.NAKAMURA Takumi2011-08-142-0/+2
| | | | | | With libcxx, it seems <unistd.h> would not be provided. Thanks to Ryuta Suzuki. llvm-svn: 137567
* Fix PR 10635. When generating integer constants, the constant element type mayNadav Rotem2011-08-131-0/+7
| | | | | | | be illegal, even if the requested vector type is legal. Testcase is one of the disabled ARM tests in the vector-select patch. llvm-svn: 137562
* Fix test.Eli Friedman2011-08-131-1/+1
| | | | llvm-svn: 137556
* Expand VMOVQQQQ pseudo instructions.Bob Wilson2011-08-132-0/+59
| | | | | | | Apparently we never added code to expand these pseudo instructions, and in over a year, no one has noticed. Our register allocator must be awesome! llvm-svn: 137551
* Remove the last improper use of getGlobalContext() from LLVM.Nick Lewycky2011-08-132-22/+23
| | | | | | | | | | | | This caused a race condition where a thread calls ~LLVMContextImpl which calls Module::dropAllReferences which calls begin() on an empty ilist that would create the sentinel, which racily accesses the global context. This can not be fixed by locking inside createSentinel because the lock would need to be shared with all users of the global context, including those that reside outside LLVM's own code. llvm-svn: 137546
* Fix the getelementptr description so it is extremely clear that array ↵Eli Friedman2011-08-121-11/+13
| | | | | | indices passed to getelementptr are signed. llvm-svn: 137538
* Move "atomic" and "volatile" designations on instructions after the opcodeEli Friedman2011-08-1225-101/+166
| | | | | | | | | | of the instruction. Note that this change affects the existing non-atomic load and store instructions; the parser now accepts both forms, and the change is noted in the release notes. llvm-svn: 137527
* ARM STR_POST_IMM offset encoding fix in load/store optimizer.Jim Grosbach2011-08-121-13/+10
| | | | | | | | | Tidy up the code a bit and push the definition of the value next to the uses to try to minimize this sort of issue from arising again while I'm at it. rdar://9945172 llvm-svn: 137525
* Fix comment!Bruno Cardoso Lopes2011-08-121-3/+3
| | | | llvm-svn: 137521
* Some reorganization of atomic docs. Added explicit section for NonAtomic. ↵Eli Friedman2011-08-121-32/+111
| | | | | | Added example for illegal non-atomic operation. llvm-svn: 137520
* The VPERM2F128 is a AVX instruction which permutes between two 256-bitBruno Cardoso Lopes2011-08-128-0/+194
| | | | | | | | vectors. It operates on 128-bit elements instead of regular scalar types. Recognize shuffles that are suitable for VPERM2F128 and teach the x86 legalizer how to handle them. llvm-svn: 137519
* Move code around and add commentsBruno Cardoso Lopes2011-08-121-11/+13
| | | | llvm-svn: 137518
* Define unaligned load and store. Akira Hatanaka2011-08-125-2/+51
| | | | llvm-svn: 137515
* ARM expansion of pre-indexed store pseudos should maintain memoperands.Jim Grosbach2011-08-121-1/+3
| | | | | | Partial fix for rdar://9945172. llvm-svn: 137513
* Add checks for the landingpad instruction's clause values to make sure thatBill Wendling2011-08-121-0/+10
| | | | | | they're the correct type. llvm-svn: 137511
* Fix some remaining issues with decoding ARM-mode memory instructions, and ↵Owen Anderson2011-08-123-20/+483
| | | | | | add another batch of tests. llvm-svn: 137502
* Initial commit of the 'landingpad' instruction.Bill Wendling2011-08-1223-20/+454
| | | | | | | | | | | | This implements the 'landingpad' instruction. It's used to indicate that a basic block is a landing pad. There are several restrictions on its use (see LangRef.html for more detail). These restrictions allow the exception handling code to gather the information it needs in a much more sane way. This patch has the definition, implementation, C interface, parsing, and bitcode support in it. llvm-svn: 137501
* Fix decoding of ARM-mode STRH.Owen Anderson2011-08-123-0/+6
| | | | llvm-svn: 137499
* apparently variable naming conventions never got added, document theChris Lattner2011-08-121-2/+6
| | | | | | prevailing convention. Thanks to Dave Zarzycki for the patch. llvm-svn: 137497
* minor typoChris Lattner2011-08-121-1/+1
| | | | llvm-svn: 137496
* Port over the basic ARM encodings test file to a decoding test file. ↵Owen Anderson2011-08-121-0/+2345
| | | | | | Greatly increases our test coverage of basic ARM-mode instructions. llvm-svn: 137495
* Specify fixed bit in the LDRBT encoding, which allows us to distinguish it ↵Owen Anderson2011-08-121-1/+3
| | | | | | from certain USAT16 encodings. llvm-svn: 137494
* Constify.Devang Patel2011-08-121-1/+1
| | | | llvm-svn: 137489
* fix one reference that slipped through, thanks EliChris Lattner2011-08-121-1/+1
| | | | llvm-svn: 137488
* Fix decoding of pre-indexed stores.Owen Anderson2011-08-122-0/+43
| | | | llvm-svn: 137487
OpenPOWER on IntegriCloud