summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
* llvm-object: Add inline relocation information to disassembly.Michael J. Spencer2011-10-132-6/+80
| | | | llvm-svn: 141897
* Enhance the memdep interface so that users can tell the difference between a ↵Eli Friedman2011-10-136-61/+107
| | | | | | | | dependency which cannot be calculated and a path reaching the entry point of the function. This patch introduces isNonFuncLocal, which replaces isUnknown in some cases. Patch by Xiaoyi Guo. llvm-svn: 141896
* Reapply r141870, SCEV expansion of post-inc.Andrew Trick2011-10-132-2/+125
| | | | | | | Speculatively reapply to see if this test case still crashes on linux. I may have fixed it in my last checkin. llvm-svn: 141895
* Don't forget to reconstruct D after changing the scope that we'reEric Christopher2011-10-131-1/+3
| | | | | | looking at. llvm-svn: 141892
* Update IntrinsicsXCore.td with the normal LLVM notice at the top of the file.Richard Osborne2011-10-131-2/+5
| | | | llvm-svn: 141889
* llvm-objdump: Fix whitespace.Michael J. Spencer2011-10-131-1/+1
| | | | llvm-svn: 141886
* llvm-objdump: Fix dumping of multiple symbols with the same address.Michael J. Spencer2011-10-131-1/+12
| | | | | | | This happens in COFF because there is a symbol for the beginning of each section. llvm-svn: 141885
* COFF: Implement sectionContainsSymbol for relocatable files only.Michael J. Spencer2011-10-131-2/+8
| | | | llvm-svn: 141884
* Fix memory corruption I introduced a few checkins ago.Andrew Trick2011-10-131-5/+6
| | | | | | Self-review easily caught this obvious bug. llvm-svn: 141880
* configure: [cygming] Set --disable-embed-stdcxx by default on --enable-shared.NAKAMURA Takumi2011-10-132-4/+4
| | | | | | Many distros provide stdc++.dll recently. --enable-embed-stdcxx might confuse people. llvm-svn: 141875
* SETEND is not allowed in an IT block.Owen Anderson2011-10-131-0/+1
| | | | llvm-svn: 141874
* Revert r141870. The test case crashes on linux with data corruption. A ↵Andrew Trick2011-10-132-125/+2
| | | | | | deeper issue was exposed. llvm-svn: 141873
* docs/CMake.html: Clarify LLVM_LIT_TOOLS_DIR as :PATH.NAKAMURA Takumi2011-10-131-1/+1
| | | | llvm-svn: 141872
* Fix incorrect ELF typedefs.Michael J. Spencer2011-10-131-21/+19
| | | | llvm-svn: 141871
* LSR: Reuse the post-inc expansion of expressions.Andrew Trick2011-10-132-2/+125
| | | | | | | | This avoids unnecessary expansion of expressions and allows the SCEV expander to work on expression DAGs, not just trees. Fixes PR11090. llvm-svn: 141870
* build: Remove some stray LLVMC configure variables.Daniel Dunbar2011-10-131-11/+0
| | | | llvm-svn: 141869
* SCEV: Rewrite TrandformForPostIncUse to handle expression DAGs, notAndrew Trick2011-10-131-30/+70
| | | | | | | | just expression trees. Partially fixes PR11090. Test case will be with the full fix. llvm-svn: 141868
* Slightly more useful tracing.Andrew Trick2011-10-131-1/+2
| | | | llvm-svn: 141867
* Force CPU type on test so it doesn't accidentally emit movbe instead of ↵Benjamin Kramer2011-10-131-1/+1
| | | | | | bswap on Intel Atom CPUs. llvm-svn: 141863
* Mark 'branch indirect' instruction as an indirect branch.Kalle Raiskila2011-10-132-8/+10
| | | | | | Not having it confused assembly printing of jumptables. llvm-svn: 141862
* More closely follow libgcc, which has code after the `ret' instruction toBill Wendling2011-10-132-6/+25
| | | | | | | release the stack segment and reset the stack pointer. Place the code in its own MBB to make the verifier happy. llvm-svn: 141859
* Revert r141854 because it was causing failures:Bill Wendling2011-10-137-105/+5
| | | | | | | | | | | | | | | http://lab.llvm.org:8011/builders/llvm-x86_64-linux/builds/101 --- Reverse-merging r141854 into '.': U test/MC/Disassembler/X86/x86-32.txt U test/MC/Disassembler/X86/simple-tests.txt D test/CodeGen/X86/bmi.ll U lib/Target/X86/X86InstrInfo.td U lib/Target/X86/X86ISelLowering.cpp U lib/Target/X86/X86.td U lib/Target/X86/X86Subtarget.h llvm-svn: 141857
* Should not add instructions to a BB after a return instruction. The machine ↵Bill Wendling2011-10-132-2/+3
| | | | | | instruction verifier doesn't like this, nor do I. llvm-svn: 141856
* Use an existing method.Cameron Zwarich2011-10-131-1/+1
| | | | llvm-svn: 141855
* Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 ↵Craig Topper2011-10-137-5/+105
| | | | | | processor which is gcc's name for Haswell. llvm-svn: 141854
* Add 'implicit EFLAGS' to patterns for popcnt and lzcntCraig Topper2011-10-132-12/+23
| | | | llvm-svn: 141853
* Elf_Word is not POD! Stop using it in a DenseMap.Nick Lewycky2011-10-131-7/+4
| | | | llvm-svn: 141851
* If MI is deleted then remove it from the set. If a new MI is created, it couldNick Lewycky2011-10-131-0/+2
| | | | | | | have the same address as the one we deleted, and we don't want that in the set yet. Noticed by inspection. llvm-svn: 141849
* Tabs to spaces.Nick Lewycky2011-10-131-2/+2
| | | | llvm-svn: 141844
* Add missing braces to pacify GCC's -Wparentheses.Nick Lewycky2011-10-131-1/+2
| | | | llvm-svn: 141842
* Add missing ELF constants.Michael J. Spencer2011-10-131-18/+216
| | | | llvm-svn: 141840
* Also inflate register classes around inline asm.Jakob Stoklund Olesen2011-10-122-4/+28
| | | | | | | | | | Now that MI->getRegClassConstraint() can also handle inline assembly, don't bail when recomputing the register class of a virtual register used by inline asm. This fixes PR11078. llvm-svn: 141836
* Add MachineInstr::getRegClassConstraint().Jakob Stoklund Olesen2011-10-122-0/+46
| | | | | | | | | Most instructions have some requirements for their register operands. Usually, this is expressed as register class constraints in the MCInstrDesc, but for inline assembly the constraints are encoded in the flag words. llvm-svn: 141835
* Extract a method for finding the inline asm flag operand.Jakob Stoklund Olesen2011-10-122-30/+50
| | | | llvm-svn: 141834
* Encode register class constreaints in inline asm instructions.Jakob Stoklund Olesen2011-10-123-8/+58
| | | | | | | | | | | | | The inline asm operand constraint is initially encoded in the virtual register for the operand, but that register class may change during coalescing, and the original constraint is lost. Encode the original register class as part of the flag word for each inline asm operand. This makes it possible to recover the actual constraint required by inline asm, just like we can for normal instructions. llvm-svn: 141833
* Attempt to fix MSVC build.Eli Friedman2011-10-121-2/+2
| | | | llvm-svn: 141831
* We need to verify that the machine instruction we're using as a replacement forBill Wendling2011-10-122-0/+127
| | | | | | | | | | our current machine instruction defines a register with the same register class as what's being replaced. This showed up in the SPEC 403.gcc benchmark, where it would ICE because a tail call was expecting one register class but was given another. (The machine instruction verifier catches this situation.) <rdar://problem/10270968> llvm-svn: 141830
* Use a utility from MathExtras to clarify a check and avoid undefined ↵Eli Friedman2011-10-121-1/+1
| | | | | | behavior. Based on patch by Ahmed Charles. llvm-svn: 141829
* The VMAs stored in the symbol table of a MachO file are absolute addresses, ↵Owen Anderson2011-10-121-9/+9
| | | | | | not offsets from the section. llvm-svn: 141828
* Use unsigned multiply to hash integers, so we don't end up with undefined ↵Eli Friedman2011-10-121-5/+5
| | | | | | behavior for large signed integers. Based on patch by Ahmed Charles. llvm-svn: 141827
* Removed colons from some target datalayout strings in test, since they don't ↵Lang Hames2011-10-1217-17/+17
| | | | | | match the required format. llvm-svn: 141825
* Don't label a STAB debugging symbol as a function symbol.Owen Anderson2011-10-121-0/+5
| | | | llvm-svn: 141824
* sectionContainsSymbol needs to be based on VMA's rather than section indices ↵Owen Anderson2011-10-121-2/+17
| | | | | | to properly account for files with segment load commands that contain no sections. llvm-svn: 141822
* Fix a couple hash functions so that they do not depend on undefined shifts. ↵Eli Friedman2011-10-121-2/+2
| | | | | | Based on patch by Ahmed Charles. llvm-svn: 141820
* ARM addrmode5 represents the 'U' bit of the encoding backwards.Jim Grosbach2011-10-121-14/+17
| | | | | | | The disassembler needs to use the AM5 factory methods instead of just building up the immediate directly. llvm-svn: 141819
* Fix APFloat::getSmallestNormalized so the shift doesn't depend on undefined ↵Eli Friedman2011-10-121-1/+1
| | | | | | behavior. Patch from Ahmed Charles. llvm-svn: 141818
* Fix APFloat::getLargest so that it actually returns the correct value. ↵Eli Friedman2011-10-122-2/+8
| | | | | | Found by accident while reviewing a patch to nearby code. llvm-svn: 141816
* Section indices in MachO symbol tables begin at 1, not 0.Owen Anderson2011-10-121-1/+1
| | | | llvm-svn: 141815
* Finish supporting cpp #file/line comments in assembler for error messages. SoKevin Enderby2011-10-123-7/+75
| | | | | | | | for cpp pre-processed assembly we give correct filename and line numbers when reporting errors in assembly files when using clang and -integrated-as on .s files. rdar://8998895 llvm-svn: 141814
* Disable machine LICM speculation check (for profitability) until I have time ↵Evan Cheng2011-10-121-6/+15
| | | | | | to investigate the regressions. llvm-svn: 141813
OpenPOWER on IntegriCloud