summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
* Solidify the assumption that a DW_TAG_subprogram's type is a ↵David Blaikie2013-05-225-38/+23
| | | | | | | | | | | | | DW_TAG_subroutine_type There were bits & pieces of code lying around that may've given the impression that debug info metadata supported the possibility that a subprogram's type could be specified by a non-subroutine type describing the return type of a void function. This support was incomplete & unnecessary. Asserts & API have been changed to make the desired usage more clear. llvm-svn: 182532
* Simplify logic now that r182490 is in place. No functional change intended.Chad Rosier2013-05-2211-50/+46
| | | | llvm-svn: 182531
* Simplify logic now that r182490 is in place. No functional change intended.Chad Rosier2013-05-221-8/+4
| | | | llvm-svn: 182527
* Simplify logic now that r182490 is in place. No functional change intended.Chad Rosier2013-05-221-15/+14
| | | | llvm-svn: 182526
* Recognize ValueType operands in source patterns for fast-isel.Bill Schmidt2013-05-221-3/+7
| | | | | | | | | | | | | | | | | | | | | Currently the fast-isel table generator recognizes registers, register classes, and immediates for source pattern operands. ValueType operands are not recognized. This is not a problem for existing targets with fast-isel support, but will not work for targets like PowerPC and SPARC that use types in source patterns. The proposed patch allows ValueType operands and treats them in the same manner as register classes. There is no convenient way to map from a ValueType to a register class, but there's no need to do so. The table generator already requires that all types in the source pattern be identical, and we know the register class of the output operand already. So we just assign that register class to any ValueType operands we encounter. No functional effect on existing targets. Testing deferred until the PowerPC target implements fast-isel. llvm-svn: 182512
* Change some PowerPC PatLeaf definitions to ImmLeaf for fast-isel.Bill Schmidt2013-05-222-17/+19
| | | | | | | | | | | | | | | | | Using PatLeaf rather than ImmLeaf when defining immediate predicates prevents simple patterns using those predicates from being recognized for fast instruction selection. This patch replaces the immSExt16 PatLeaf predicate with two ImmLeaf predicates, imm32SExt16 and imm64SExt16, allowing a few more patterns to be recognized (ADDI, ADDIC, MULLI, ADDI8, and ADDIC8). Using the new predicates does not help for LI, LI8, SUBFIC, and SUBFIC8 because these are rejected for other reasons, but I see no reason to retain the PatLeaf predicate. No functional change intended, and thus no test cases yet. This is preliminary work for enabling fast-isel support for PowerPC. When that support is ready, we'll be able to test this function. llvm-svn: 182510
* SLPVectorizer: Change the order in which new instructions are added to the ↵Nadav Rotem2013-05-227-58/+236
| | | | | | | | | | | | function. We are not working on a DAG and I ran into a number of problems when I enabled the vectorizations of 'diamond-trees' (trees that share leafs). * Imroved the numbering API. * Changed the placement of new instructions to the last root. * Fixed a bug with external tree users with non-zero lane. * Fixed a bug in the placement of in-tree users. llvm-svn: 182508
* X86: Fix a bug in EltsFromConsecutiveLoads. We can't generate new loads ↵Nadav Rotem2013-05-222-8/+58
| | | | | | without chains. llvm-svn: 182507
* Remove unneeded call to a base default ctorReid Kleckner2013-05-221-1/+1
| | | | llvm-svn: 182503
* This is an update to a previous commit (r181216).Jean-Luc Duprat2013-05-223-56/+56
| | | | | | | | | | | | | | | | | | | | | | | The earlier change list introduced the following inst combines: B * (uitofp i1 C) —> select C, B, 0 A * (1 - uitofp i1 C) —> select C, 0, A select C, 0, B + select C, A, 0 —> select C, A, B Together these 3 changes would simplify : A * (1 - uitofp i1 C) + B * uitofp i1 C down to : select C, B, A In practice we found that the first two substitutions can have a negative effect on performance, because they reduce opportunities to use FMA contractions; between the two options FMAs are often the better choice. This change list amends the previous one to enable just these inst combines: select C, B, 0 + select C, 0, A —> select C, B, A A * (1 - uitofp i1 C) + B * uitofp i1 C —> select C, B, A llvm-svn: 182499
* Fix typo in docs/GettingStarted.rst.Rui Ueyama2013-05-221-1/+1
| | | | llvm-svn: 182496
* Unify formatting of debug output.Adrian Prantl2013-05-222-3/+3
| | | | llvm-svn: 182495
* Fix StringMapIterator compile errors for non-MSVC compilers.Reid Kleckner2013-05-221-1/+1
| | | | llvm-svn: 182493
* Add the IncludeSelf parameter to the MCSubRegIterator and MCSuperRegIteratorChad Rosier2013-05-221-5/+13
| | | | | | | constructors. No functional change. Part of rdar://12906217 llvm-svn: 182490
* [Support] Add StringMap::swap() and a default ctor for iteratorsReid Kleckner2013-05-221-0/+10
| | | | | | | | This makes StringMap<> more compatible with std::map<std::string, ...>. Differential Revision: http://llvm-reviews.chandlerc.com/D842 llvm-svn: 182487
* X86: When expanding PCMPGTQ to PCMPGTD we always want to compare the lower ↵Benjamin Kramer2013-05-222-4/+25
| | | | | | | | halves as unsigned. Take #2 on fixing PR15977. llvm-svn: 182486
* LoopVectorize: Make Value pointers that could be RAUW'ed a VHArnold Schwaighofer2013-05-222-3/+54
| | | | | | | | | | The Value pointers we store in the induction variable list can be RAUW'ed by a call to SCEVExpander::expandCodeFor, use a TrackingVH instead. Do the same thing in some other places where we store pointers that could potentially be RAUW'ed. Fixes PR16073. llvm-svn: 182485
* Fix use after free (pr16103).Rafael Espindola2013-05-221-7/+22
| | | | llvm-svn: 182482
* Check that a function starts with llvm. before using GET_FUNCTION_RECOGNIZER.Rafael Espindola2013-05-222-3/+5
| | | | | | Fixes a use of uninitialized memory found by asan and valgind. llvm-svn: 182480
* [SystemZ] Rename PSW to CCRichard Sandiford2013-05-227-43/+37
| | | | | | | | | | Addresses a review comment from Ulrich Weigand. No functional change intended. I'm not sure whether the old TODO that this patch touches still holds, but that's something we'd get to when adding a targetted scheduling description. llvm-svn: 182474
* sync projects/sample's autohell.Rafael Espindola2013-05-222-13/+22
| | | | llvm-svn: 182464
* [SystemZ] Fix thinko in long branch passRichard Sandiford2013-05-221-26/+40
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | The original version of the pass could underestimate the length of a backward branch in cases like: alignment to N bytes or more ... relaxable branch A ... foo: (aligned to M<N bytes) ... bar: (aligned to N bytes) ... relaxable branch B to foo We don't add any misalignment gap for "bar" because N bytes of alignment had already been reached earlier in the function. In this case, assuming that A is relaxed can push "foo" closer to "bar", and make B appear to be in range. Similar problems can occur for forward branches. I don't think it's possible to create blocks with mixed alignments as things stand, not least because we haven't yet defined getPrefLoopAlignment() for SystemZ (that would need benchmarking). So I don't think we can test this yet. Thanks to Rafael Espíndola for spotting the bug. llvm-svn: 182460
* X86: Remove test instructions proceeding shift by immediate instructionsDavid Majnemer2013-05-224-21/+90
| | | | | | | Allow LLVM to take advantage of shift instructions that set the ZF flag, making instructions that test the destination superfluous. llvm-svn: 182454
* R600ISelLowering.cpp: Avoid "using namespace Intrinsic;" to appease MSC. ↵NAKAMURA Takumi2013-05-221-18/+15
| | | | | | | | Specify namespaces explicitly here. MSC is confused about "memcpy" between <cstring> and llvm::Intrinsic::memcpy, when llvm::Intrinsic were exposed. llvm-svn: 182452
* R600: Whitespace and untabify.NAKAMURA Takumi2013-05-221-2/+2
| | | | llvm-svn: 182451
* Create an FPOW SDNode opcode def in the target independent .td file rather ↵Owen Anderson2013-05-222-2/+1
| | | | | | than in a specific backend. llvm-svn: 182450
* Expose the RTDyldMemoryManager through the C API. This allows clients of Filip Pizlo2013-05-226-41/+273
| | | | | | | | the C API to provide their own way of allocating JIT memory (both code and data) and finalizing memory permissions (page protections, cache flush). llvm-svn: 182448
* Allow duplicates in LLVM_TARGETS_TO_BUILD and ↵Rafael Espindola2013-05-221-0/+1
| | | | | | | | LLVM_EXPERIMENTAL_TARGETS_TO_BUILD. Should fix the cmake bots that were already building R600. llvm-svn: 182447
* Attempt to fix the mingw32 bot.Rafael Espindola2013-05-221-4/+4
| | | | | | | This should hopefully fix http://lab.llvm.org:8011/builders/clang-x86_64-darwin11-self-mingw32 llvm-svn: 182446
* s/u_int32_t/uint32_t/Rafael Espindola2013-05-221-2/+2
| | | | llvm-svn: 182444
* Fix warning in non-assert build.Rafael Espindola2013-05-221-0/+2
| | | | llvm-svn: 182443
* Make R600 non-experimental.Rafael Espindola2013-05-224-5/+11
| | | | | | | The r600 backend has been in tree for some time now. Marking it as non-experimental to avoid accidental breakage. llvm-svn: 182442
* Mips16 does not use register scavenger from TargetRegisterInfo. It allocatesReed Kotler2013-05-211-2/+2
| | | | | | | a RegScavenger object on it's own. llvm-svn: 182430
* Be more specific and capitalize filenames.Eric Christopher2013-05-211-1/+1
| | | | llvm-svn: 182424
* Define BYTE_ORDER on Solaris.Jakob Stoklund Olesen2013-05-212-1/+10
| | | | | | | | Solaris doesn't have an endian.h header, but SPARC is the only big-endian architecture that runs Solaris, so just use that to detect endianness at compile time. llvm-svn: 182419
* Put RTDyldMemoryManager into its own file, and make it linked into Filip Pizlo2013-05-217-159/+194
| | | | | | | | | | | | | | | | | | libExecutionEngine. Move method implementations that aren't specific to allocation out of SectionMemoryManager and into RTDyldMemoryManager. This is in preparation for exposing RTDyldMemoryManager through the C API. This is a fixed version of r182407 and r182411. That first revision broke builds because I forgot to move the conditional includes of various POSIX headers from SectionMemoryManager into RTDyldMemoryManager. Those includes are necessary because of how getPointerToNamedFunction works around the glibc libc_nonshared.a thing. The latter revision still broke things because I forgot to include llvm/Config/config.h. llvm-svn: 182418
* Roll out r182411 and 182412 because it's still broken.Filip Pizlo2013-05-217-193/+159
| | | | llvm-svn: 182415
* Fix busted comment. This conditional include block used to be in ↵Filip Pizlo2013-05-211-1/+1
| | | | | | SectionMemoryManager, but is now in RTDyldMemoryManager. llvm-svn: 182412
* Put RTDyldMemoryManager into its own file, and make it linked into Filip Pizlo2013-05-217-159/+193
| | | | | | | | | | | | | | | | libExecutionEngine. Move method implementations that aren't specific to allocation out of SectionMemoryManager and into RTDyldMemoryManager. This is in preparation for exposing RTDyldMemoryManager through the C API. This is a fixed version of r182407. That revision broke builds because I forgot to move the conditional includes of various POSIX headers from SectionMemoryManager into RTDyldMemoryManager. Those includes are necessary because of how getPointerToNamedFunction works around the glibc libc_nonshared.a thing. llvm-svn: 182411
* Roll out r182407 and r182408 because they broke builds.Filip Pizlo2013-05-2112-456/+190
| | | | llvm-svn: 182409
* Expose the RTDyldMemoryManager through the C API. This allows clients of Filip Pizlo2013-05-216-41/+273
| | | | | | | | the C API to provide their own way of allocating JIT memory (both code and data) and finalizing memory permissions (page protections, cache flush). llvm-svn: 182408
* Put RTDyldMemoryManager into its own file, and make it linked into Filip Pizlo2013-05-217-149/+183
| | | | | | | | | | libExecutionEngine. Move method implementations that aren't specific to allocation out of SectionMemoryManager and into RTDyldMemoryManager. This is in preparation for exposing RTDyldMemoryManager through the C API. llvm-svn: 182407
* Use std::list so that we have a stable iterator.Rafael Espindola2013-05-212-4/+5
| | | | | | | I will try to avoid creating these std::strings, but for now this gets the tests passing with libc++. llvm-svn: 182405
* Remove duplicated comment.Benjamin Kramer2013-05-211-1/+0
| | | | | | Found by -Wdocumentation. llvm-svn: 182402
* Regenerate configure.Rafael Espindola2013-05-211-1/+1
| | | | llvm-svn: 182401
* [mips] Rename option to make it compatible with gcc.Akira Hatanaka2013-05-212-2/+2
| | | | llvm-svn: 182397
* [mips] Add instruction selection patterns for blez and bgez.Akira Hatanaka2013-05-214-1/+47
| | | | llvm-svn: 182396
* [NVPTX] Add @llvm.nvvm.sqrt.f() intrinsicJustin Holewinski2013-05-216-0/+33
| | | | llvm-svn: 182394
* Hexagon: SelectionDAG should not use MVT::Other to check the legality of BR_CC.Jyotsna Verma2013-05-211-1/+0
| | | | llvm-svn: 182390
* Drop @llvm.annotation and @llvm.ptr.annotation intrinsics during codegen.Justin Holewinski2013-05-214-0/+44
| | | | | | | | | | The intrinsic calls are dropped, but the annotated value is propagated. Fixes PR 15253 Original patch by Zeng Bin! llvm-svn: 182387
OpenPOWER on IntegriCloud