| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
|
|
|
| |
all happened be unnecessary.
llvm-svn: 53182
|
| |
|
|
| |
llvm-svn: 53181
|
| |
|
|
| |
llvm-svn: 53180
|
| |
|
|
| |
llvm-svn: 53179
|
| |
|
|
| |
llvm-svn: 53178
|
| |
|
|
| |
llvm-svn: 53177
|
| |
|
|
|
|
| |
The new method does the same thing, except that it returns a pointer to the mapped data type, and not to an internal tree node.
llvm-svn: 53171
|
| |
|
|
|
|
| |
Richard Osborne.
llvm-svn: 53169
|
| |
|
|
|
|
| |
Comment the xor %x, -1 case.
llvm-svn: 53167
|
| |
|
|
| |
llvm-svn: 53166
|
| |
|
|
|
|
| |
float value.
llvm-svn: 53165
|
| |
|
|
|
|
| |
having weak or linkonce or common or extweak LLVM linkage.
llvm-svn: 53158
|
| |
|
|
| |
llvm-svn: 53157
|
| |
|
|
| |
llvm-svn: 53156
|
| |
|
|
| |
llvm-svn: 53155
|
| |
|
|
| |
llvm-svn: 53154
|
| |
|
|
| |
llvm-svn: 53153
|
| |
|
|
| |
llvm-svn: 53151
|
| |
|
|
|
|
|
|
| |
that fixed problems in EmitStackConvert where the source and target type
have different alignment by creating a stack slot with the max
alignment of source and target type.
llvm-svn: 53150
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
important.
- Cleanup in the Subtarget info with addition of new features, not all support
yet, but they allow the future inclusion of features easier. Among new features,
we have : Arch family info (mips1, mips2, ...), ABI info (o32, eabi), 64-bit
integer
and float registers, allegrex vector FPU (VFPU), single float only support.
- TargetMachine now detects allegrex core.
- Added allegrex (Mips32r2) sext_inreg instructions.
- *Added Float Point Instructions*, handling single float only, and
aliased accesses for 32-bit FPUs.
- Some cleanup in FP instruction formats and FP register classes.
- Calling conventions improved to support mips 32-bit EABI.
- Added Asm Printer support for fp cond codes.
- Added support for sret copy to a return register.
- EABI support added into LowerCALL and FORMAL_ARGS.
- MipsFunctionInfo now keeps a virtual register per function to track the
sret on function entry until function ret.
- MipsInstrInfo FP support into methods (isMoveInstr, isLoadFromStackSlot, ...),
FP cond codes mapping and initial FP Branch Analysis.
- Two new Mips SDNode to handle fp branch and compare instructions : FPBrcond,
FPCmp
- MipsTargetLowering : handling different FP classes, Allegrex support, sret
return copy, no homing location within EABI, non 32-bit stack objects
arguments, and asm constraint for float.
llvm-svn: 53146
|
| |
|
|
|
|
|
|
|
|
|
|
| |
hook for each way in which a result type can be
legalized (promotion, expansion, softening etc),
just use one: ReplaceNodeResults, which returns
a node with exactly the same result types as the
node passed to it, but presumably with a bunch of
custom code behind the scenes. No change if the
new LegalizeTypes infrastructure is not turned on.
llvm-svn: 53137
|
| |
|
|
|
|
|
|
|
| |
moves in order to get correct debug info. Since
I can't imagine how any target could possibly
be any different, I've just stripped out the
option: now all the world's like Darwin!
llvm-svn: 53134
|
| |
|
|
| |
llvm-svn: 53123
|
| |
|
|
|
|
| |
slow the compiler down at -O0 some 30% or more. Ooops.
llvm-svn: 53120
|
| |
|
|
|
|
| |
failures.
llvm-svn: 53119
|
| |
|
|
| |
llvm-svn: 53110
|
| |
|
|
| |
llvm-svn: 53109
|
| |
|
|
|
|
| |
there won't be a value number match. This speeds up GVN on a case where there are very few redundancies by ~25%.
llvm-svn: 53108
|
| |
|
|
|
|
|
|
| |
not handle all cases and keeps invalid dom info around some cases, which misleads other passes down stream.
Right now, dom info is recaluclated in the end if the loop is switched.
llvm-svn: 53106
|
| |
|
|
|
|
| |
because, as Eli pointed out, SimplifyCFG already does this.
llvm-svn: 53104
|
| |
|
|
|
|
|
|
| |
propagate kill / dead markers as new instructions are constructed in foldMemoryOperand, convertToThressAddress, etc.
- Also remove LiveVariables::instructionChanged, etc. Replace all calls with cheaper calls which update VarInfo kill list.
llvm-svn: 53097
|
| |
|
|
|
|
| |
level to save some time.
llvm-svn: 53096
|
| |
|
|
| |
llvm-svn: 53092
|
| |
|
|
|
|
|
| |
processed separately. Honour such situation and emit PIC relocations properly
in such case.
llvm-svn: 53091
|
| |
|
|
| |
llvm-svn: 53090
|
| |
|
|
| |
llvm-svn: 53089
|
| |
|
|
| |
llvm-svn: 53088
|
| |
|
|
| |
llvm-svn: 53087
|
| |
|
|
| |
llvm-svn: 53086
|
| |
|
|
| |
llvm-svn: 53085
|
| |
|
|
|
|
| |
254.gap failure was not due to this mod.
llvm-svn: 53068
|
| |
|
|
| |
llvm-svn: 53067
|
| |
|
|
| |
llvm-svn: 53066
|
| |
|
|
| |
llvm-svn: 53065
|
| |
|
|
| |
llvm-svn: 53064
|
| |
|
|
| |
llvm-svn: 53063
|
| |
|
|
| |
llvm-svn: 53062
|
| |
|
|
|
|
|
|
| |
instructionChanged. That is, it only update the VarInfo.kills if the new instruction is known to have the correct dead and kill markers.
- CommuteInstruction copies kill / dead markers over to new instruction. So use replaceKillInstruction instead.
llvm-svn: 53061
|
| |
|
|
| |
llvm-svn: 53060
|
| |
|
|
|
|
|
|
| |
TargetInstrInfo::convertToThreeAddressInstruction
Also, if LV isn't around, then TwoAddr doesn't need to be updating flags, since they won't have been set in the first place.
llvm-svn: 53058
|