summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
...
* We never emit info into the macro info section, stop emitting anEric Christopher2013-12-102-15/+0
| | | | | | empty one. llvm-svn: 196849
* 80-col.Eric Christopher2013-12-101-1/+2
| | | | llvm-svn: 196848
* Simplify further.Rafael Espindola2013-12-101-12/+4
| | | | | | Thanks to Jim Grosbach for noticing it. llvm-svn: 196846
* Transforms: Don't create bad branch weights when folding a switchJustin Bogner2013-12-102-2/+22
| | | | | | | | This avoids creating branch weight metadata of length one when we fold cases into the default of a switch instruction, which was triggering an assert. llvm-svn: 196845
* Rename CompileUnit->DwarfCompileUnit and TypeUnit->DwarfTypeUnit forEric Christopher2013-12-094-93/+104
| | | | | | clarity. No functional change. llvm-svn: 196844
* Refactor the construction of the DataLayout string on ARM.Rafael Espindola2013-12-091-19/+39
| | | | llvm-svn: 196843
* Rename Unit->DwarfUnit to match the file name and make it a bit lessEric Christopher2013-12-094-203/+211
| | | | | | ambiguous. Reformat to match. llvm-svn: 196838
* [AArch64] Refactor the NEON scalar reduce pairwise intrinsics, so that they useChad Rosier2013-12-093-96/+85
| | | | | | float/double rather than the vector equivalents when appropriate. llvm-svn: 196833
* [AArch64] Refactor NEON scalar reduce pairwise front-end codegen to removeChad Rosier2013-12-092-48/+13
| | | | | | unnecessary patterns in tablegen. llvm-svn: 196832
* [AArch64] Remove q and non-q intrinsic definitions in the NEON scalar reduceChad Rosier2013-12-093-76/+61
| | | | | | pairwise implementation, using an overloaded definition instead. llvm-svn: 196831
* get rid of superfluous commentReed Kotler2013-12-091-1/+0
| | | | llvm-svn: 196829
* Delete some old code used for testing that is not needed anymore.Reed Kotler2013-12-091-87/+33
| | | | | | This is part of the mips16 epilogue/prologue cleanup. llvm-svn: 196824
* Don't add suffixes for stdcall/fastcall on 64 coff.Rafael Espindola2013-12-092-3/+17
| | | | | | This matches the behavior of both msvc and mingw. llvm-svn: 196814
* Use a more direct check for finding out the file type.Rafael Espindola2013-12-094-16/+28
| | | | | | No functionality change. llvm-svn: 196811
* Don't set a variable to its default value.Rafael Espindola2013-12-091-1/+0
| | | | llvm-svn: 196807
* Fix pattern match for movi with 0D resultAna Pazos2013-12-093-3/+24
| | | | | | | | | | | Patch by Jiangning Liu. With some test case changes: - intrinsic test added to the existing /test/CodeGen/AArch64/neon-aba-abd.ll. - New test cases to cover movi 1D scenario without using the intrinsic in test/CodeGen/AArch64/neon-mov.ll. llvm-svn: 196806
* DwarfDebug/Unit: Remove another case of label recreation by storing the ↵David Blaikie2013-12-092-6/+14
| | | | | | gnu_ranges label in the unit. llvm-svn: 196793
* Improve the detection of the pathSylvestre Ledru2013-12-091-11/+12
| | | | | | | | | | | | | | | | | | | | | | | | | Summary: When clang is used under GNU/Linux in a chroot without /proc mount, it falls back on the BSD method. However, since the buf variable is used twice and fails with snprintf to produce the correct path. When called as relatived (ie ./clang), it was failing with: "" -cc1 [...] -x c++ x.cc error: unable to execute command: Executable "" doesn't exist! I also took the opportunity to simply the code (the first arg of test_dir was useless). Reviewers: rafael Reviewed By: rafael CC: cfe-commits Differential Revision: http://llvm-reviews.chandlerc.com/D2361 llvm-svn: 196791
* [mips][msa] Fix invalid generated code when lowering FrameIndex involving ↵Daniel Sanders2013-12-092-2/+81
| | | | | | | | | | | | | | | | | | | | | | | | unaligned offsets. Summary: The MSA ld.[bhwd] and st.[bhwd] instructions scale the immediate by the element size before use as an offset. The offset must therefore be a multiple of the element size to be valid in these instructions. However, an unaligned base address is valid in MSA. This commit causes the compiler to emit valid code when the calculated offset is not a multiple of the element size by accounting for the offset using addiu and using a zero offset in the load/store. Depends on D2338 Reviewers: matheusalmeida Reviewed By: matheusalmeida Differential Revision: http://llvm-reviews.chandlerc.com/D2339 llvm-svn: 196777
* [mips][msa] Fix suboptimal FrameIndex lowering for ld.[hwd] and st.[hwd]Daniel Sanders2013-12-092-15/+269
| | | | | | | | | | | | | | Summary: The immediate in these instructions is scaled before use as an offset. They therefore have a wider reach than ld.b/st.b. Reviewers: matheusalmeida Reviewed By: matheusalmeida Differential Revision: http://llvm-reviews.chandlerc.com/D2338 llvm-svn: 196775
* Method parseSetAssignment treats every operand with '$' sign as register and ↵Vladimir Medic2013-12-092-19/+6
| | | | | | | | | the parsing is directed to set alias for register. This will result in errors reported when expressions containing label references are parsed(for example long jumps) As we can't make a complete solution now it has been decided to enable .set directive to handle long jump expressions. This will cause parser to report errors when parsing integer based register assignments, for example: .set r3, will be reported as error. Still, the need for expressions is higher priority as the integer based register assignments are Mips specific and can be avoided using register names. llvm-svn: 196773
* ADT: Implement MutableArrayRef::reverse_iteratorDavid Majnemer2013-12-091-0/+5
| | | | | | | This adds rbegin/rend methods to MutableArrayRef, they will be used by a follow-on commit in clang. llvm-svn: 196768
* [SPARCV9]: Adjust the resultant pointer of DYNAMIC_STACKALLOC with the stack ↵Venkatraman Govindaraju2013-12-092-4/+6
| | | | | | BIAS on sparcV9. llvm-svn: 196755
* [Sparc]: Implement getSetCCResultType() in SparcTargetLowering so that ↵Venkatraman Govindaraju2013-12-093-0/+23
| | | | | | umulo/smulo can be lowered on sparcv9 without an assertion error. llvm-svn: 196751
* [AArch64]Add missing pair intrinsics such as:Hao Liu2013-12-094-1/+84
| | | | | | | int32_t vminv_s32(int32x2_t a) which should be compiled into SMINP Vd.2S,Vn.2S,Vm.2S llvm-svn: 196749
* [AArch64]Pattern match failures for truncate store and extend loadHao Liu2013-12-092-0/+76
| | | | llvm-svn: 196748
* [SparcV9]: Expand MULHU/MULHS:i64 and UMUL_LOHI/SMUL_LOHI:i64 on sparcv9.Venkatraman Govindaraju2013-12-082-0/+23
| | | | | | This fixes PR18150. llvm-svn: 196735
* Revert 196544 due to internal bot failures.Manman Ren2013-12-083-55/+0
| | | | llvm-svn: 196732
* Make sure we mark these registers as defined. Previously was doneReed Kotler2013-12-081-6/+10
| | | | | | in the td file. llvm-svn: 196731
* Cleaning up of prologue/epilogue code for Mips16. First stepReed Kotler2013-12-088-39/+59
| | | | | | here is to make save/restore into variable number of argument instructions. llvm-svn: 196726
* ARM: fix folding of stack-adjustment (yet again).Tim Northover2013-12-082-3/+13
| | | | | | | | | | | | | | | | | | | | | | When trying to eliminate an "sub sp, sp, #N" instruction by folding it into an existing push/pop using dummy registers, we need to account for the fact that this might affect precisely how "fp" gets set in the prologue. We were attempting this, but assuming that *whenever* we performed a fold it would make a difference. This is false, for example, in: push {r4, r7, lr} add fp, sp, #4 vpush {d8} sub sp, sp, #8 we can fold the "sub" into the "vpush", forming "vpush {d7, d8}". However, in that case the "add fp" instruction mustn't change, which we were getting wrong before. Should fix PR18160. llvm-svn: 196725
* Fixed CRLFMichael Kuperstein2013-12-081-23/+23
| | | | llvm-svn: 196719
* Ensure bitcode encoding of visibility styles stays stable. Patch by Boaz Ouriel.Michael Kuperstein2013-12-082-0/+23
| | | | llvm-svn: 196718
* Fix comments for PassDebuggingStringDuncan P. N. Exon Smith2013-12-081-7/+7
| | | | | | No functionality change. Changing comments to match code. llvm-svn: 196713
* Fix inlining to not lose the "cleanup" clause from landingpadsMark Seaborn2013-12-082-0/+41
| | | | | | | This fixes PR17872. This bug can lead to C++ destructors not being called when they should be, when an exception is thrown. llvm-svn: 196711
* Fix inlining to not produce duplicate landingpad clausesMark Seaborn2013-12-083-25/+129
| | | | | | | | | | | | | | | | | | | | | | | Before this change, inlining one "invoke" into an outer "invoke" call site can lead to the outer landingpad's catch/filter clauses being copied multiple times into the resulting landingpad. This happens: * when the inlined function contains multiple "resume" instructions, because forwardResume() copies the clauses but is called multiple times; * when the inlined function contains a "resume" and a "call", because HandleCallsInBlockInlinedThroughInvoke() copies the clauses but is redundant with forwardResume(). Fix this by deduplicating the code. This problem doesn't lead to any incorrect execution; it's only untidy. This change will make fixing PR17872 a little easier. llvm-svn: 196710
* force vector width via cpu on vectorizer metadata enableRenato Golin2013-12-071-11/+11
| | | | llvm-svn: 196669
* Don't #include heavy Dominators.h file in LoopInfo.h. This change reducesJakub Staszak2013-12-0710-1/+14
| | | | | | overall time of LLVM compilation by ~1%. llvm-svn: 196667
* Remove the notion of primitive types.Rafael Espindola2013-12-075-233/+169
| | | | | | | | | | They were out of place since the introduction of arbitrary precision integer types. This also synchronizes the documentation to Types.h, so it refers to first class types and single value types. llvm-svn: 196661
* Whitespace cleanups.NAKAMURA Takumi2013-12-078-18/+16
| | | | llvm-svn: 196654
* Remove empty MCJIT/load-object-a.ll since r196641.NAKAMURA Takumi2013-12-071-0/+0
| | | | llvm-svn: 196645
* Factor out the SchedRemainder/SchedBoundary from GenericScheduler strategy.Andrew Trick2013-12-073-673/+729
| | | | | | | | | | | | | These helper classes take care of the book-keeping the drives the GenericScheduler heuristics. It is likely that developers writing target-specific schedulers that work similarly to GenericScheduler will want to use these helpers too. The immediate goal is to develop a GenericPostScheduler that can run in place of the old PostRAScheduler, but will use the new machine model. No functionality change intended. llvm-svn: 196643
* Revert r196639 while I investigate a bot failure.Lang Hames2013-12-0713-342/+10
| | | | llvm-svn: 196641
* Correct think-o in foldPatchpoint. Thanks to Andy Trick for pointing it out.Lang Hames2013-12-071-1/+1
| | | | llvm-svn: 196640
* Add support for archives and object file caching under MCJIT.Lang Hames2013-12-0713-10/+342
| | | | | | Patch by Andy Kaylor, with minor edits to resolve merge conflicts. llvm-svn: 196639
* Fix assert with copy from global through addrspacecastMatt Arsenault2013-12-072-3/+41
| | | | llvm-svn: 196638
* Add getBitCastOrAddrSpaceCastMatt Arsenault2013-12-072-2/+21
| | | | llvm-svn: 196637
* [mips] Fix test case.Akira Hatanaka2013-12-071-10/+18
| | | | | | | Indent the command lines to indicate they continue from previous lines. Also, fix incorrect uses of CHECK-DAG and CHECK-NOT. llvm-svn: 196636
* Remove unused value.Rafael Espindola2013-12-074-16/+12
| | | | llvm-svn: 196635
* Add a RequireStructuredCFG Field to TargetMachine.Vincent Lejeune2013-12-078-3/+27
| | | | llvm-svn: 196634
OpenPOWER on IntegriCloud