summaryrefslogtreecommitdiffstats
path: root/llvm/utils
Commit message (Collapse)AuthorAgeFilesLines
* Thumb2 PC-relative loads require a fixup rather than just an immediate.Owen Anderson2011-03-181-0/+1
| | | | llvm-svn: 127888
* raw_ostream: [PR6745] Tweak formatting (double)%e for Windows hosts.NAKAMURA Takumi2011-03-181-1/+0
| | | | | | | On MSVCRT and compatible, output of %e is incompatible to Posix by default. Number of exponent digits should be at least 2. "%+03d" FIXME: Implement our formatter in future! llvm-svn: 127872
* lit/ProgressBar.py: [PR7919] Improve line wrap for XN-incapable terminals.NAKAMURA Takumi2011-03-151-4/+17
| | | | | | On Win32 console, emitting char to col#79 causes linefeed, and the cursor will not return to col#79 upper line with backspace. llvm-svn: 127696
* - Add "Bitcast" target instruction property for instructions which performEvan Cheng2011-03-154-9/+40
| | | | | | | nothing more than a bitcast. - Teach tablegen to automatically infer "Bitcast" property. llvm-svn: 127667
* X86 table-generator and disassembler support for the AVXSean Callanan2011-03-153-52/+250
| | | | | | | | | instruction set. This code adds support for the VEX prefix and for the YMM registers accessible on AVX-enabled architectures. Instruction table support that enables AVX instructions for the disassembler is in an upcoming patch. llvm-svn: 127644
* Ignore isCodeGenOnly instructions when generating diassembly tables.Owen Anderson2011-03-141-1/+2
| | | | llvm-svn: 127619
* Trailing whitespace.Jim Grosbach2011-03-141-46/+46
| | | | llvm-svn: 127592
* Correct small comment order typo.Francois Pichet2011-03-141-1/+1
| | | | llvm-svn: 127575
* Remove no-longer-correct special case for disasm of ARM BL instructions.Jim Grosbach2011-03-121-5/+0
| | | | llvm-svn: 127517
* Pseudo-ize the ARM 'B' instruction.Jim Grosbach2011-03-111-3/+0
| | | | llvm-svn: 127510
* Remove dead code. These ARM instruction definitions no longer exist.Jim Grosbach2011-03-111-8/+0
| | | | llvm-svn: 127509
* Remove dead code. These ARM instruction definitions no longer exist.Jim Grosbach2011-03-111-9/+0
| | | | llvm-svn: 127508
* Pseudo-ize VMOVDcc and VMOVScc.Jim Grosbach2011-03-111-3/+2
| | | | llvm-svn: 127506
* Remove dead code. These ARM instruction definitions don't exist.Jim Grosbach2011-03-111-14/+0
| | | | llvm-svn: 127491
* ARM VDUPfd and VDUPfq can just be patterns. The instruction is the sameJim Grosbach2011-03-111-6/+0
| | | | | | as for VDUP32d and VDUP32q, respectively. llvm-svn: 127489
* Remove dead code. These ARM instruction definitions don't exist.Jim Grosbach2011-03-111-10/+0
| | | | llvm-svn: 127488
* ARM VDUPLNfq and VDUPLNfd definitions can just be Pat<>s for VDUPLN32qJim Grosbach2011-03-111-4/+1
| | | | | | and VDUPLN32d, respectively. llvm-svn: 127486
* ARM VREV64df and VREV64qf can just be patterns. The instruction is the sameJim Grosbach2011-03-111-7/+0
| | | | | | as for VREV64d32 and VREV64q32, respectively. llvm-svn: 127485
* Add missing 'return on failure'. Previously we'd crash after emittingJim Grosbach2011-03-111-0/+1
| | | | | | the diagnostic. llvm-svn: 127480
* Teach TableGen to pre-calculate register enum values when creating theJim Grosbach2011-03-114-33/+36
| | | | | | | | | | | CodeGenRegister entries. Use this information to more intelligently build the literal register entires in the DAGISel matcher table. Specifically, use a single-byte OPC_EmitRegister entry for registers with a value of less than 256 and OPC_EmitRegister2 entry for registers with a larger value. rdar://9066491 llvm-svn: 127456
* Make the register enum value part of the CodeGenRegister struct.Jim Grosbach2011-03-113-1/+8
| | | | llvm-svn: 127448
* Trailing whitespace.Jim Grosbach2011-03-112-33/+33
| | | | llvm-svn: 127447
* Trailing whitespace.Jim Grosbach2011-03-112-49/+49
| | | | llvm-svn: 127446
* Tidy up since ARM MOVCCi and MOVCCi16 are now pseudos.Jim Grosbach2011-03-111-6/+6
| | | | llvm-svn: 127445
* Properly pseudo-ize MOVCCr and MOVCCs.Jim Grosbach2011-03-101-4/+3
| | | | llvm-svn: 127434
* Memory barrier instructions don't need special handling in tblgen anymore.Jim Grosbach2011-03-101-3/+1
| | | | llvm-svn: 127419
* Stop building PPC parts on OSX. Radar 8637926.Stuart Hastings2011-03-081-2/+2
| | | | llvm-svn: 127262
* Use $(ECHOPATH) to make llvm-lit from llvm-lit.in.NAKAMURA Takumi2011-03-081-4/+5
| | | | llvm-svn: 127240
* Don't show commands.Bill Wendling2011-03-081-1/+0
| | | | llvm-svn: 127224
* Rename the narrow shift right immediate operands to "shr_imm*" operands. AlsoBill Wendling2011-03-071-3/+4
| | | | | | | | expand the testing of the narrowing shift right instructions. No functionality change. llvm-svn: 127193
* Don't keep the log files around. Just pipe to a log file instead.Bill Wendling2011-03-071-31/+15
| | | | llvm-svn: 127155
* Revert r127073: "Introduce $(ECHOPATH) to print DOSish path string on MSYS ↵Jakob Stoklund Olesen2011-03-051-5/+4
| | | | | | | | | | bash for alternative of $(ECHO)." It broke the llvm-gcc-native-mingw32 buildbot, and we need all of them to be green for the 2.9 branch. Takumi, please reapply after we branch, preferably with a fix ;-) llvm-svn: 127107
* utils/lit/lit/TestRunner.py: bash is available with MSYS on Python/W32. Then ↵NAKAMURA Takumi2011-03-051-5/+10
| | | | | | we can execute "bash tests". llvm-svn: 127074
* Introduce $(ECHOPATH) to print DOSish path string on MSYS bash for ↵NAKAMURA Takumi2011-03-051-4/+5
| | | | | | | | alternative of $(ECHO). On mingw and python/w32, lit would not be expected to understand MSYS-style path. llvm-svn: 127073
* On Windows hosts, Python scripts in test/Scripts did not accept binary files ↵NAKAMURA Takumi2011-03-051-0/+1
| | | | | | from stdin. The environment variable "PYTHONUNBUFFERED" makes stdin as binary. Thanks to Danil Malyshev! llvm-svn: 127072
* Fix the case where the number of jobs is less than theDavid Greene2011-03-041-3/+12
| | | | | | | | number of threads. In that case make the number of threads equal to the number of jobs and launch one jobs on each thread. This makes things work like make -j. llvm-svn: 127045
* TableGen should not ignore BX instructions for the ARM disassembler. pr9368.Bob Wilson2011-03-031-1/+1
| | | | llvm-svn: 126931
* pr9367: Add missing predicated BLX instructions.Bob Wilson2011-03-031-1/+1
| | | | | | Patch by Jyun-Yan You, with some minor adjustments and a testcase from me. llvm-svn: 126915
* Teach the clang attribute emitter about InheritableParamAttr.John McCall2011-03-021-2/+16
| | | | | | Intended to be atomic with clang r126828. llvm-svn: 126827
* Fixes warnings emitted by Visual Studio 2010 compiler.Oscar Fuentes2011-03-011-0/+2
| | | | | | Patch by Erik Olofsson! llvm-svn: 126796
* trailing whitespace.Jim Grosbach2011-03-012-92/+92
| | | | llvm-svn: 126733
* Generalize the register matching code in DAGISel a bit.Jim Grosbach2011-03-013-21/+45
| | | | llvm-svn: 126731
* Narrow right shifts need to encode their immediates differently from a normalBill Wendling2011-03-011-0/+3
| | | | | | | | | | shift. 16-bit: imm6<5:3> = '001', 8 - <imm> is encded in imm6<2:0> 32-bit: imm6<5:4> = '01',16 - <imm> is encded in imm6<3:0> 64-bit: imm6<5> = '1', 32 - <imm> is encded in imm6<4:0> llvm-svn: 126723
* Don't install libUnitTestMain.a. It might be useless without gtest headers.NAKAMURA Takumi2011-02-281-0/+2
| | | | llvm-svn: 126632
* A new TableGen feature! (Not turned on just yet.)Bill Wendling2011-02-262-0/+250
| | | | | | | | | | | | | | | | | | | | InstAlias<{alias}, {aliasee}>; The InstAlias instruction should be able to go from the MCInst to the {alias}. All of the information is there to match the MCInst with the {aliasee}. From there, it's a simple matter to emit the {alias}, with the correct operands from the {aliasee}. The code this patch generates can be used by the InstPrinter to automatically print out the alias without having to write special C++ code to handle the situation. This is a WIP, and therefore are several limitations. For instance, it cannot handle AsmOperands at the moment. It also doesn't know what to do when two {alias}es match the same {aliasee}. (Currently, it just ignores those two cases and allows the printInstruction method to handle them.) llvm-svn: 126538
* Removed unnecessary dylibs from Apple builds, with or without "lib" prefix.Bob Wilson2011-02-261-2/+3
| | | | | | Radar 9056686 llvm-svn: 126534
* Add a new "Embedded" makefile target for Apple-style builds.Bob Wilson2011-02-251-1/+5
| | | | | | This one just installs the default build into a different destination directory. llvm-svn: 126533
* Fix bad comment marker.Stuart Hastings2011-02-251-1/+1
| | | | llvm-svn: 126525
* Add some options for building LLVM in different environments:David Greene2011-02-251-21/+55
| | | | | | | | | | | | | | | | | | --force-configure to force running configure before building. --extra-llvm-config-flags --extra-llvm-gcc-config-flags --extra-gcc-config-flags Pass additional argument to the various configure invocations. This also eliminates a default build flavor because explicitly specifying builds could result in build flavors being run repeatedly. Finally, turn off fortran builds for the moment because install appears to be broken. llvm-svn: 126510
* Omit lto.h from the llvmCore result; henceforth, this will be suppliedStuart Hastings2011-02-251-0/+3
| | | | | | by clang. Radar 9042056. llvm-svn: 126507
OpenPOWER on IntegriCloud