summaryrefslogtreecommitdiffstats
path: root/llvm/utils
Commit message (Collapse)AuthorAgeFilesLines
* tblgen/ClangDiagnostics: Add support for split default warning "no-werror" andDaniel Dunbar2011-09-291-1/+17
| | | | | | "show-in-system-header" bits, which I will be adding in Clang shortly. llvm-svn: 140741
* Remove old hack for compiling with gcc-4.0.Bob Wilson2011-09-261-25/+8
| | | | llvm-svn: 140573
* ASR #32 is not allowed on Thumb2 USAT and SSAT instructions.Owen Anderson2011-09-261-0/+1
| | | | llvm-svn: 140560
* Add target hook for pseudo instruction expansion.Jakob Stoklund Olesen2011-09-251-0/+1
| | | | | | | | | | | | Many targets use pseudo instructions to help register allocation. Like the COPY instruction, these pseudos can be expanded after register allocation. The early expansion can make life easier for PEI and the post-ra scheduler. This patch adds a hook that is called for all remaining pseudo instructions from the ExpandPostRAPseudos pass. llvm-svn: 140472
* Don't allow 32-bit only instructions to be disassembled in 64-bit mode. ↵Craig Topper2011-09-234-6/+19
| | | | | | Fixes part of PR10700. llvm-svn: 140370
* Restore hasPostISelHook tblgen flag.Andrew Trick2011-09-203-1/+4
| | | | | | | | | | No functionality change. The hook makes it explicit which patterns require "special" handling. i.e. it self-documents tblgen deficiencies. I plan to add verification in ExpandISelPseudos and Thumb2SizeReduce to catch any missing hasPostISelHooks. Otherwise it's too fragile. llvm-svn: 140160
* ARM isel bug fix for adds/subs operands.Andrew Trick2011-09-203-4/+1
| | | | | | | | | | | Modified ARMISelLowering::AdjustInstrPostInstrSelection to handle the full gamut of CPSR defs/uses including instructins whose "optional" cc_out operand is not really optional. This allowed removal of the hasPostISelHook to simplify the .td files and make the implementation more robust. Fixes rdar://10137436: sqlite3 miscompile llvm-svn: 140134
* Remove more of llvmc and dependencies.Eric Christopher2011-09-204-3176/+0
| | | | llvm-svn: 140121
* Thumb2 assembly parsing and encoding for TBB/TBH.Jim Grosbach2011-09-191-0/+2
| | | | llvm-svn: 140078
* Better Error ReportingDavid Greene2011-09-191-0/+4
| | | | | | | Report missing template arguments more helpfully by supplying the name of the missing argument in the error message. llvm-svn: 140034
* Migrate this to use clang by default as well.Eric Christopher2011-09-161-6/+3
| | | | llvm-svn: 139936
* We now look for clang, then llvm-gcc, then gcc as our compiler. We don't needEric Christopher2011-09-161-12/+0
| | | | | | this anymore. llvm-svn: 139935
* Fix mem type for VEX.128 form of VROUNDP*. Remove filter preventing VROUND ↵Craig Topper2011-09-141-5/+0
| | | | | | from being recognized by disassembler. llvm-svn: 139691
* [tablegen] In ClangAttrEmitter.cpp handle SourceLocation arguments to ↵Argyrios Kyrtzidis2011-09-131-2/+7
| | | | | | attributes. llvm-svn: 139617
* In ClangAttrEmitter.cpp emit code that allows attributes to keep their ↵Argyrios Kyrtzidis2011-09-131-3/+3
| | | | | | source range. llvm-svn: 139598
* Remove filter that was preventing MOVDQU/MOVDQA and their VEX forms from ↵Craig Topper2011-09-131-3/+1
| | | | | | being disassembled. Also added encodings for the other register/register form of these instructions. Fixes PR10848. llvm-svn: 139588
* Fix disassembling of reverse register/register forms of ↵Craig Topper2011-09-111-1/+1
| | | | | | ADD/SUB/XOR/OR/AND/SBB/ADC/CMP/MOV. llvm-svn: 139485
* Fix disassembling of PAUSE instruction. Fixes PR10900. Also fixed NOP ↵Craig Topper2011-09-112-3/+6
| | | | | | disassembling to ignore OpSize and REX.W. llvm-svn: 139484
* Update Clang AST attribute reader tblgen generation to match with ASTReader ↵Douglas Gregor2011-09-091-1/+1
| | | | | | change llvm-svn: 139414
* Thumb2 assembly parsing and encoding for LDREX/LDREXB/LDREXD/LDREXH.Jim Grosbach2011-09-091-0/+1
| | | | llvm-svn: 139381
* Make sure to handle the case where emitPredicateMatch returns false. ↵Eli Friedman2011-09-081-1/+2
| | | | | | Noticed by inspection. llvm-svn: 139317
* Added LateParsed property to TableGen attributes.Caitlin Sadowski2011-09-083-0/+43
| | | | | | This patch was written by DeLesley Hutchins. llvm-svn: 139300
* Fix warning on windows; use of comparison with bool argument.James Molloy2011-09-081-1/+1
| | | | llvm-svn: 139286
* Fix a use of freed string contents.Andrew Trick2011-09-081-4/+4
| | | | | | Speculatively try to fix our windows testers with a patch I found on the internet. llvm-svn: 139279
* whitespaceAndrew Trick2011-09-081-2/+2
| | | | llvm-svn: 139278
* Thumb2 assembly parsing and encoding for LDRBT.Jim Grosbach2011-09-071-0/+1
| | | | llvm-svn: 139267
* Thumb2 parsing and encoding for LDR(immediate).Jim Grosbach2011-09-071-0/+1
| | | | | | | | | The immediate offset of the non-writeback i8 form (encoding T4) allows negative offsets only. The positive offset form of the encoding is the LDRT instruction. Immediate offsets in the range [0,255] use encoding T3 instead. llvm-svn: 139254
* Second of a three-patch series aiming to fix MSR/MRS on Cortex-M. This adds ↵James Molloy2011-09-073-6/+58
| | | | | | predicate checking to the Disassembler. llvm-svn: 139250
* Dependency should be on the output file name, not the dependency fileJoerg Sonnenberger2011-09-071-1/+1
| | | | | | name. llvm-svn: 139220
* valgrind: Suppress glibc's optiized strcasecmp harder.Benjamin Kramer2011-09-031-1/+7
| | | | llvm-svn: 139084
* Attempt to silence known valgrind errors.Andrew Trick2011-09-021-0/+5
| | | | llvm-svn: 139048
* Make RecordVal Name an InitDavid Greene2011-09-022-3/+16
| | | | | | | | | Store a RecordVal's name as an Init to allow class-qualified Record members to reference Records that have Init names. We'll use this to provide more programmability in how we name defs and their associated members. llvm-svn: 139031
* Fix the disassembly of the X86 "crc32w %ax, %eax" instruction. Bug 10702.Kevin Enderby2011-09-021-2/+5
| | | | llvm-svn: 139014
* Make IC_VEX* not inherit from IC_*. Prevents instructions with no VEX form ↵Craig Topper2011-09-021-26/+23
| | | | | | from disassembling to their non-VEX form. Also prevents weak filter collisons that were keeping valid VEX instructions from decoding properly. Make VEX_L* not inherit from VEX_* because the VEX.L bit always important. This stops packed int VEX encodings from being disassembled when specified with VEX.L=1. Fixes PR10831 and PR10806. llvm-svn: 138997
* Fix up r137380 based on post-commit review by Jim Grosbach.James Molloy2011-09-011-3/+3
| | | | llvm-svn: 138948
* lit: Normalize pathsep slashes also on %T.NAKAMURA Takumi2011-08-311-0/+1
| | | | | | On Python-w32 with mingw msys bash, %T was replaced to "x:\foo\bar...". msys bash cannot handle DOSish paths. llvm-svn: 138852
* Follow up to r138791.Evan Cheng2011-08-303-0/+3
| | | | | | | | | | | | Add a instruction flag: hasPostISelHook which tells the pre-RA scheduler to call a target hook to adjust the instruction. For ARM, this is used to adjust instructions which may be setting the 's' flag. ADC, SBC, RSB, and RSC instructions have implicit def of CPSR (required since it now uses CPSR physical register dependency rather than "glue"). If the carry flag is used, then the target hook will *fill in* the optional operand with CPSR. Otherwise, the hook will remove the CPSR implicit def from the MachineInstr. llvm-svn: 138810
* Lit option for ignoring stderr output.Andrew Trick2011-08-304-4/+11
| | | | | | | | This is useful for testing a build a temporarily hand instrumented build. Patch by arrowdodger! llvm-svn: 138804
* Add vvvv support to disassembling of instructions with MRMDestMem and ↵Craig Topper2011-08-301-4/+27
| | | | | | MRMDestReg form. Needed to support mem dest form of vmaskmovps/d. Fixes PR10807. llvm-svn: 138795
* Fix the disassembly of the X86 crc32 instruction. Bug 10702 and rdar://8795217Kevin Enderby2011-08-291-2/+3
| | | | llvm-svn: 138771
* Reverted r138652, valgrind doesn't understand obj:*/tblgen.Andrew Trick2011-08-272-12/+0
| | | | llvm-svn: 138703
* Improve encoding support for BLX with immediat eoperands, and fix a BLX ↵Owen Anderson2011-08-261-0/+1
| | | | | | decoding bug this uncovered. llvm-svn: 138675
* valgrind: Always suppress tblgen leaks.Andrew Trick2011-08-262-0/+12
| | | | | | I'll clean up the rest of the XFAIL: vg_leak lines if this works. llvm-svn: 138652
* lit: Add %T as a replacement for the output directoryDouglas Gregor2011-08-261-1/+3
| | | | llvm-svn: 138640
* Give ATTR_VEX higher priority when generating the disassembler context ↵Craig Topper2011-08-251-2/+2
| | | | | | table. Fixes disassembling of VEX instructions with 'pp'=00. Fixes subset of PR10678. llvm-svn: 138552
* Thumb parsing and encoding support for ADD SP instructions.Jim Grosbach2011-08-241-1/+2
| | | | | | | Fix the test FIXME and add parsing support for the ADD (SP plus immediate) and ADD (SP plus register) instruction forms. llvm-svn: 138488
* Thumb1 ADD/SUB SP instructions are predicable in Thumb2 mode.Jim Grosbach2011-08-241-0/+1
| | | | | | | | | Add the predicate operand to the instructions. Update the back end accordingly where the instructions are used. Restrict the SP operands to actually only be SP, as otherwise these break assembly parsing for the normal instruction variants. llvm-svn: 138445
* Thread safety: Adding in an option for variadic expr* array of argumentsCaitlin Sadowski2011-08-231-0/+2
| | | | llvm-svn: 138351
* Fix fpimmm->fpimm typo.Eric Christopher2011-08-231-1/+1
| | | | | | Patch by Micah Villmow! llvm-svn: 138330
* utils/lit/lit/TestingConfig.py: Pass TEMP and TMP to tests on Win32 hosts.NAKAMURA Takumi2011-08-201-0/+2
| | | | | | Win32 GetTempPath() tends to pick up %WINDIR% when neither TEMP nor TMP was found. %WINDIR% should not be treated writable on recent Windows OS. llvm-svn: 138192
OpenPOWER on IntegriCloud