summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/X86DisassemblerTables.cpp
Commit message (Collapse)AuthorAgeFilesLines
...
* Move TableGen's parser and entry point into a libraryPeter Collingbourne2011-10-011-1/+1
| | | | | | This is the first step towards splitting LLVM and Clang's tblgen executables. llvm-svn: 140951
* Don't allow 32-bit only instructions to be disassembled in 64-bit mode. ↵Craig Topper2011-09-231-1/+5
| | | | | | Fixes part of PR10700. llvm-svn: 140370
* Fix disassembling of PAUSE instruction. Fixes PR10900. Also fixed NOP ↵Craig Topper2011-09-111-2/+4
| | | | | | disassembling to ignore OpSize and REX.W. llvm-svn: 139484
* Make IC_VEX* not inherit from IC_*. Prevents instructions with no VEX form ↵Craig Topper2011-09-021-26/+23
| | | | | | from disassembling to their non-VEX form. Also prevents weak filter collisons that were keeping valid VEX instructions from decoding properly. Make VEX_L* not inherit from VEX_* because the VEX.L bit always important. This stops packed int VEX encodings from being disassembled when specified with VEX.L=1. Fixes PR10831 and PR10806. llvm-svn: 138997
* Give ATTR_VEX higher priority when generating the disassembler context ↵Craig Topper2011-08-251-2/+2
| | | | | | table. Fixes disassembling of VEX instructions with 'pp'=00. Fixes subset of PR10678. llvm-svn: 138552
* Add support for the VIA PadLock instructions.Joerg Sonnenberger2011-04-041-0/+2
| | | | llvm-svn: 128826
* Use array_lengthofJoerg Sonnenberger2011-04-041-2/+3
| | | | llvm-svn: 128823
* Change loops to derive the number of tables automaticallyJoerg Sonnenberger2011-04-041-2/+2
| | | | llvm-svn: 128818
* X86 table-generator and disassembler support for the AVXSean Callanan2011-03-151-3/+58
| | | | | | | | | instruction set. This code adds support for the VEX prefix and for the YMM registers accessible on AVX-enabled architectures. Instruction table support that enables AVX instructions for the disassembler is in an upcoming patch. llvm-svn: 127644
* Constify another 2 disassembler tables.Benjamin Kramer2010-10-231-2/+3
| | | | llvm-svn: 117208
* Make the disassembler tables const so they end up in read-only memory.Benjamin Kramer2010-10-231-5/+4
| | | | llvm-svn: 117206
* Make some symbols static, move classes into anonymous namespaces.Benjamin Kramer2010-10-221-5/+3
| | | | llvm-svn: 117111
* Fix a bunch of namespace polution.Dan Gohman2010-04-151-2/+2
| | | | llvm-svn: 101376
* Suppress compiler warning.Daniel Dunbar2009-12-231-0/+2
| | | | llvm-svn: 91959
* fix build and while at it remove a redudant includeNuno Lopes2009-12-191-2/+0
| | | | llvm-svn: 91774
* More bzero -> memset that I missed.Daniel Dunbar2009-12-191-1/+1
| | | | llvm-svn: 91757
* Table-driven disassembler for the X86 architecture (16-, 32-, and 64-bit Sean Callanan2009-12-191-0/+603
incarnations), integrated into the MC framework. The disassembler is table-driven, using a custom TableGen backend to generate hierarchical tables optimized for fast decode. The disassembler consumes MemoryObjects and produces arrays of MCInsts, adhering to the abstract base class MCDisassembler (llvm/MC/MCDisassembler.h). The disassembler is documented in detail in - lib/Target/X86/Disassembler/X86Disassembler.cpp (disassembler runtime) - utils/TableGen/DisassemblerEmitter.cpp (table emitter) You can test the disassembler by running llvm-mc -disassemble for i386 or x86_64 targets. Please let me know if you encounter any problems with it. llvm-svn: 91749
OpenPOWER on IntegriCloud