summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/CodeGenTarget.cpp
Commit message (Collapse)AuthorAgeFilesLines
...
* Support "Methods" in register classes in CodgeGenRegisterClassChris Lattner2004-08-211-0/+6
| | | | llvm-svn: 15965
* Start parsing register classes into a more structured formChris Lattner2004-08-211-0/+32
| | | | llvm-svn: 15961
* Read in declared reg sizesChris Lattner2004-08-211-0/+5
| | | | llvm-svn: 15960
* Use CodeGenRegister class to make reading in of register information moreChris Lattner2004-08-161-1/+14
| | | | | | systematic. llvm-svn: 15805
* Make the AsmWriter a first-class tblgen object. Allow targets to specifyChris Lattner2004-08-141-4/+17
| | | | | | name of the generated asmwriter class, and the name of the format string. llvm-svn: 15747
* Start parsing more information from the Operand informationChris Lattner2004-08-111-3/+10
| | | | llvm-svn: 15644
* Remove special case hacksChris Lattner2004-08-111-8/+2
| | | | llvm-svn: 15643
* Parse the operand list of the instruction. We currently support register ↵Chris Lattner2004-08-011-5/+36
| | | | | | and immediate operands. llvm-svn: 15390
* Initial cut at an asm writer emitter. So far, this only handles emission ofChris Lattner2004-08-011-2/+11
| | | | | | instructions, and only instructions that take no operands at that! llvm-svn: 15386
* Add, and start using, the CodeGenInstruction class. This class representsChris Lattner2004-08-011-0/+36
| | | | | | an instance of the Instruction tablegen class. llvm-svn: 15385
* Rename CodeGenWrappers.(cpp|h) -> CodeGenTarget.(cpp|h)Chris Lattner2004-08-011-0/+99
llvm-svn: 15382
OpenPOWER on IntegriCloud