| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [RISCV] Add InstAlias definitions for add[w], and, xor, or, sll[w], srl[w], s... | Alex Bradbury | 2018-08-08 | 1 | -0/+8 |
| * | [RISCV] AsmParser support for the li pseudo instruction | Alex Bradbury | 2018-06-07 | 1 | -0/+7 |
| * | Revert "[RISCV] implement li pseudo instruction" | Alex Bradbury | 2018-04-18 | 1 | -7/+0 |
| * | [RISCV] implement li pseudo instruction | Alex Bradbury | 2018-04-17 | 1 | -0/+7 |
| * | [RISCV] Enable emission of alias instructions by default | Alex Bradbury | 2017-12-15 | 1 | -1/+1 |
| * | [RISCV] Implement assembler pseudo instructions for RV32I and RV64I | Alex Bradbury | 2017-12-12 | 1 | -0/+8 |
 |
index : bcm5719-llvm | |
| Project Ortega BCM5719 LLVM | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|