summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM
Commit message (Collapse)AuthorAgeFilesLines
...
* Fix encoding of Thumb2 shifted register operands with RRX shifts.Owen Anderson2011-09-131-0/+8
| | | | llvm-svn: 139606
* Fix a failing ELF Thumb test. I _think_ this is right, but it's not totally ↵Owen Anderson2011-09-121-1/+1
| | | | | | clear to me what this test is doing. Could someone on an ELF platform check? llvm-svn: 139549
* Fix encoding of PC-relative LDRSHW with an immediate offset.Owen Anderson2011-09-121-1/+2
| | | | llvm-svn: 139537
* Thumb2 parsing and encoding for MOV(immediate).Jim Grosbach2011-09-101-0/+24
| | | | | | | Some aliases for MOV(register) also to keep existing T1 tests happy when run in thumbv7 mode. llvm-svn: 139440
* Fix assembly/disassembly of Thumb2 ADR instructions with immediate operands.Owen Anderson2011-09-091-0/+6
| | | | llvm-svn: 139422
* Thumb unconditional branches are allowed in IT blocks, and therefore should ↵Owen Anderson2011-09-091-1/+1
| | | | | | have a predicate operand, unlike conditional branches. llvm-svn: 139415
* Thumb2 assembly parsing and encoding for MLA and MLS.Jim Grosbach2011-09-091-0/+10
| | | | llvm-svn: 139399
* Thumb2 assembly parsing and encoding for MCR, MCR2, MCRR, MCRR2.Jim Grosbach2011-09-091-0/+57
| | | | llvm-svn: 139397
* Tidy up formatting a bit.Jim Grosbach2011-09-091-261/+258
| | | | llvm-svn: 139396
* Thumb2 assembly parsing and encoding for LSL.Jim Grosbach2011-09-091-0/+38
| | | | llvm-svn: 139395
* Thumb2 assembly parsing and encoding for LDRT.Jim Grosbach2011-09-091-0/+14
| | | | llvm-svn: 139393
* Thumb2 assembly parsing and encoding for LDRSHT.Jim Grosbach2011-09-091-0/+14
| | | | llvm-svn: 139392
* Thumb2 assembly parsing and encoding for LDRSH.Jim Grosbach2011-09-091-0/+55
| | | | llvm-svn: 139391
* Thumb2 assembly parsing and encoding for LDRSBT.Jim Grosbach2011-09-091-0/+14
| | | | llvm-svn: 139390
* Thumb2 assembly parsing and encoding for LDRSB.Jim Grosbach2011-09-091-0/+55
| | | | llvm-svn: 139389
* Thumb2 assembly parsing and encoding for LDRH.Jim Grosbach2011-09-091-0/+55
| | | | llvm-svn: 139386
* Shuffle a bit.Jim Grosbach2011-09-091-5/+6
| | | | llvm-svn: 139385
* Thumb2 assembly parsing and encoding for LDREX/LDREXB/LDREXD/LDREXH.Jim Grosbach2011-09-091-0/+17
| | | | llvm-svn: 139381
* Add FIXME.Jim Grosbach2011-09-091-0/+5
| | | | llvm-svn: 139371
* Thumb2 assembly parsing and encoding for LDRD(immediate).Jim Grosbach2011-09-081-0/+18
| | | | | | Refactor operand handling for STRD as well. Tests for that forthcoming. llvm-svn: 139322
* Add tests for Thumb2 LDRB indexed addressing w/ writeback.Jim Grosbach2011-09-081-0/+12
| | | | llvm-svn: 139292
* Thumb2 assembly parsing and encoding for LDR post-indexed.Jim Grosbach2011-09-081-0/+6
| | | | | | | More cleanup of the general indexed addressing T2 instructions. Still more to do, especially for stores. llvm-svn: 139272
* Thumb2 assembly parsing and encoding for LDR pre-indexed w/ writeback.Jim Grosbach2011-09-081-0/+6
| | | | | | | Adjust encoding of writeback load/store instructions to better reflect the way the operand types are represented. llvm-svn: 139270
* Thumb2 assembly parsing and encoding for LDRBT.Jim Grosbach2011-09-071-0/+14
| | | | llvm-svn: 139267
* Thumb2 assembly parsing and encoding for LDRB(register).Jim Grosbach2011-09-071-0/+18
| | | | llvm-svn: 139266
* Thumb2 assembly parsing and encoding for LDR(register).Jim Grosbach2011-09-071-0/+18
| | | | llvm-svn: 139264
* Thumb2 assembly parsing and encoding for LDRB(immediate).Jim Grosbach2011-09-071-0/+16
| | | | llvm-svn: 139258
* Thumb2 assembly parsing and encoding for LDR(literal).Jim Grosbach2011-09-071-0/+9
| | | | | | | Need branch relocation support to distinguish this encoding from the 16-bit Thumb1 encoding w/o the explicit .w suffix. That comes later, though. llvm-svn: 139257
* Add tests for Thumb2 LDR(immediate) from r139254.Jim Grosbach2011-09-071-0/+16
| | | | llvm-svn: 139255
* Thumb2 parsing and encoding for LDMDB.Jim Grosbach2011-09-071-0/+14
| | | | llvm-svn: 139251
* Thumb2 parsing and encoding for LDMIA.Jim Grosbach2011-09-071-0/+38
| | | | | | | | Choose 32-bit vs. 16-bit encoding when there's no .w suffix in post-processing as match classes are insufficient to handle the context-sensitiveness of the writeback operand's legality for the 16-bit encodings. llvm-svn: 139242
* Thumb2 parsing and encoding for ISB.Jim Grosbach2011-09-061-0/+10
| | | | llvm-svn: 139200
* Thumb2 parsing and encoding for EOR.Jim Grosbach2011-09-061-0/+20
| | | | llvm-svn: 139199
* Thumb2 parsing and encoding for DSB.Jim Grosbach2011-09-061-0/+32
| | | | llvm-svn: 139194
* Thumb2 parsing and encoding for DMB.Jim Grosbach2011-09-061-0/+32
| | | | llvm-svn: 139193
* Thumb2 parsing and encoding for DBG.Jim Grosbach2011-09-061-0/+12
| | | | llvm-svn: 139191
* Thumb2 parsing and encoding for CMN and CMP.Jim Grosbach2011-09-061-0/+40
| | | | llvm-svn: 139188
* Thumb2 parsing and encoding for CLZ.Jim Grosbach2011-09-061-0/+12
| | | | llvm-svn: 139177
* Thumb2 parsing and encoding for CLREX.Jim Grosbach2011-09-061-0/+12
| | | | llvm-svn: 139172
* Thumb2 parsing and encoding for CDP/CDP2.Jim Grosbach2011-09-061-0/+10
| | | | llvm-svn: 139168
* Thumb2 parsing and encoding for CBZ/CBNZ.Jim Grosbach2011-09-021-0/+6
| | | | llvm-svn: 139054
* Thumb2 parsing and encoding for BXJ.Jim Grosbach2011-09-021-0/+13
| | | | llvm-svn: 139053
* Thumb2 parsing and encoding for BIC.Jim Grosbach2011-09-021-0/+37
| | | | llvm-svn: 139052
* Thumb2 parsing and encoding for BFI.Jim Grosbach2011-09-021-0/+12
| | | | llvm-svn: 139051
* Thumb2 parsing and encoding for BFC.Jim Grosbach2011-09-021-0/+13
| | | | llvm-svn: 139050
* Thumb2 parsing and encoding of B instruction.Jim Grosbach2011-09-021-0/+11
| | | | | | | Tweak handling of IT blocks a bit to enable this. The differentiation between B and Bcc needs special sauce. llvm-svn: 139049
* Thumb2 parsing and encoding for ASR.Jim Grosbach2011-09-021-0/+37
| | | | | | | For other shift and rotate instructions, too. Tests for those forthcoming as I work my way through the ISA. llvm-svn: 139040
* Thumb2 parsing and encoding for AND (register).Jim Grosbach2011-09-021-0/+17
| | | | llvm-svn: 139021
* Thumb2 parsing and encoding for ADD (register).Jim Grosbach2011-09-021-0/+16
| | | | llvm-svn: 139017
* Tests for Thumb2 AND (immediate) instruction.Jim Grosbach2011-09-022-4/+12
| | | | llvm-svn: 139013
OpenPOWER on IntegriCloud