summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/vector.ll
Commit message (Collapse)AuthorAgeFilesLines
* [opaque pointer type] Add textual IR support for explicit type parameter to ↵David Blaikie2015-02-271-21/+21
| | | | | | | | | | | | | | | | | | | | | | | | load instruction Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 llvm-svn: 230794
* Avoid generating tempfile(s) never usedMichael Liao2013-05-011-2/+2
| | | | | | As DejaGNU is deprecated, it seems pipe-jam issue doesn't exist any more. llvm-svn: 180892
* Revert "Don't check liveness of unallocatable registers."Jakob Stoklund Olesen2011-07-301-1/+1
| | | | | | | The ARM target depends on CPSR liveness being tracked after register allocation. llvm-svn: 136548
* Don't check liveness of unallocatable registers.Jakob Stoklund Olesen2011-07-291-1/+1
| | | | | | | | | | | | This includes registers like EFLAGS and ST0-ST7. We don't check for liveness issues in the verifier and scavenger because registers will never be allocated from these classes. While in SSA form, we do care about the liveness of unallocatable unreserved registers. Liveness of EFLAGS and ST0 neds to be correct for MachineDCE and MachineSinking. llvm-svn: 136541
* test/CodeGen/X86/vector.ll: Tweak temporary output to appease Win32 hosts.NAKAMURA Takumi2011-07-091-1/+1
| | | | | | | | With Lit (not bash) in a test, multiple redirects >%t might open(%t, "w") multiple. It can be avoided if latter redirect is >>%t. It might work even if ">/dev/null" were used. llvm-svn: 134814
* Eliminate more uses of llvm-as and llvm-dis.Dan Gohman2009-09-081-2/+2
| | | | llvm-svn: 81290
* Split the Add, Sub, and Mul instruction opcodes into separateDan Gohman2009-06-041-10/+10
| | | | | | | | | | | | | | | integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt llvm-svn: 72897
* Help DejaGnu avoid pipe-jam by producing less output from certain test cases.Jakob Stoklund Olesen2009-05-161-2/+2
| | | | | | | | When a test fails with more than a pipeful of output on stdout AND stderr, one of the DejaGnu programs blocks. The problem can be avoided by redirecting stdout to a file. llvm-svn: 71919
* Remove llvm-upgrade and update tests.Tanya Lattner2008-02-211-102/+101
| | | | llvm-svn: 47432
* Change all floating constants that are not exactlyDale Johannesen2007-09-051-1/+1
| | | | | | representable to use hex format. llvm-svn: 41722
* Split target dependent test portions to target-specific directories.Reid Spencer2007-05-011-0/+157
llvm-svn: 36612
OpenPOWER on IntegriCloud