summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/sse-align-0.ll
Commit message (Collapse)AuthorAgeFilesLines
* test/CodeGen/X86: FileCheck-ize and add explicit -mtriple=x86_64-linux. They ↵NAKAMURA Takumi2011-03-161-1/+2
| | | | | | are useless to Win64 target. llvm-svn: 127732
* Eliminate more uses of llvm-as and llvm-dis.Dan Gohman2009-09-081-1/+1
| | | | llvm-svn: 81290
* Split the Add, Sub, and Mul instruction opcodes into separateDan Gohman2009-06-041-2/+2
| | | | | | | | | | | | | | | integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt llvm-svn: 72897
* Add nounwind.Evan Cheng2008-05-071-4/+2
| | | | llvm-svn: 50837
* Implement initial memory alignment awareness for SSE instructions. Vector loadsDan Gohman2007-07-181-0/+14
and stores that have a specified alignment of less than 16 bytes now use instructions that support misaligned memory references. llvm-svn: 40015
OpenPOWER on IntegriCloud