summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/combine-udiv.ll
Commit message (Collapse)AuthorAgeFilesLines
* [SelectionDAG] Recognise splat vector isKnownToBeAPowerOfTwo one/sign bit ↵Simon Pilgrim2017-04-251-0/+47
| | | | | | shift cases. llvm-svn: 301303
* [DAGCombiner] Try to use SelectionDAG::isKnownToBeAPowerOfTwo instead of ↵Simon Pilgrim2016-12-141-93/+54
| | | | | | | | | | | | just APInt::isPowerOf2 Generalize sdiv/udiv/srem/urem combines using APInt::isPowerOf2, which only works for const/splat-const values, to call SelectionDAG::isKnownToBeAPowerOfTwo instead which recognises many more cases. Added a DAGCombiner::BuildLogBase2 helper since PowerOf2 combines often involve taking the log2 of such a value. Differential Revision: https://reviews.llvm.org/D27714 llvm-svn: 289654
* [X86][SSE] Add AVX1 tests to sdiv/udiv srem/urem combine testsSimon Pilgrim2016-12-141-33/+80
| | | | | | As requested on D27714 llvm-svn: 289652
* [DAGCombiner] Add splatted vector support to (udiv x, (shl pow2, y)) -> x ↵Simon Pilgrim2016-10-181-47/+19
| | | | | | >>u (log2(pow2)+y) llvm-svn: 284491
* [X86][SSE] Added vector udiv combine testsSimon Pilgrim2016-09-171-0/+199
llvm-svn: 281842
OpenPOWER on IntegriCloud