summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MSP430
Commit message (Collapse)AuthorAgeFilesLines
...
* Add MSP430 mem-mem insts support. Patch by Brian Lucas with some my refinementsAnton Korobeynikov2009-10-112-0/+93
| | | | llvm-svn: 83811
* Add bunch of MSP430 'feature' tests. Patch by Brian Lucas with some my ↵Anton Korobeynikov2009-10-118-0/+343
| | | | | | refinements llvm-svn: 83809
* Implement 'm' memory operand properlyAnton Korobeynikov2009-10-111-11/+20
| | | | llvm-svn: 83785
* It seems that OR operation does not affect status reg at all.Anton Korobeynikov2009-10-101-0/+14
| | | | | | Remove impdef of SRW. This fixes PR4779 llvm-svn: 83739
* Allow symbols to start from the digit if target requests it. This allows, ↵Anton Korobeynikov2009-09-181-0/+22
| | | | | | | | | e.g. pinning variables to specified absolute address. Make use of this feature for MSP430. This unbreaks PR4776. llvm-svn: 82227
* Eliminate more uses of llvm-as and llvm-dis.Dan Gohman2009-09-096-6/+6
| | | | llvm-svn: 81293
* Add dummy inline asm handling for 'r' constraint. This fixes PR4778Anton Korobeynikov2009-08-261-0/+16
| | | | llvm-svn: 80085
* Provide dynamic_stackalloc lowering for MSP430.Anton Korobeynikov2009-08-251-0/+30
| | | | | | This fixes PR4769 llvm-svn: 80001
* Split the Add, Sub, and Mul instruction opcodes into separateDan Gohman2009-06-041-1/+1
| | | | | | | | | | | | | | | integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt llvm-svn: 72897
* Fix for PR4235: to build a floating-point value from integer parts, Eli Friedman2009-05-201-0/+11
| | | | | | | | | | | | build an integer and cast that to a float. This fixes a crash caused by trying to split an f32 into two f16's. This changes the behavior in test/CodeGen/XCore/fneg.ll because that testcase now triggers a DAGCombine which converts the fneg into an integer operation. If someone is interested, it's probably possible to tweak the test to generate an actual fneg. llvm-svn: 72162
* Mark rotl/rotr as expand. This generates pretty ugly code, but this is ↵Anton Korobeynikov2009-05-171-0/+17
| | | | | | better than nothing. llvm-svn: 71976
* TypoAnton Korobeynikov2009-05-171-0/+15
| | | | llvm-svn: 71975
* Add MSP430 test for PR4136Anton Korobeynikov2009-05-102-0/+37
llvm-svn: 71392
OpenPOWER on IntegriCloud