summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/crash.ll
Commit message (Collapse)AuthorAgeFilesLines
* Handle the situation where CodeGenPrepare removes a reference to a BB that hasBill Wendling2012-11-291-0/+23
| | | | | | | | | | | | | the last invoke instruction in the function. This also removes the last landing pad in an function. This is fine, but with SjLj EH code, we've already placed a bunch of code in the 'entry' block, which expects the landing pad to stick around. When we get to the situation where CGP has removed the last landing pad, go ahead and nuke the SjLj instructions from the 'entry' block. <rdar://problem/12721258> llvm-svn: 168930
* Transfer implicit operands in NEONMoveFixPass.Jakob Stoklund Olesen2011-07-291-0/+21
| | | | | | | | | Later passes /are/ using this information when running the register scavenger. This fixes the second problem in PR10520. llvm-svn: 136440
* Add -verify-arm-pseudo-expand.Jakob Stoklund Olesen2011-07-291-1/+1
| | | | | | | | | | This hidden llc option runs the machine code verifier after expanding ARM pseudo-instructions, but before if-conversion. The machine code verifier is much better at pointing out liveness errors that can trip up the register scavenger. llvm-svn: 136439
* Handle REG_SEQUENCE with implicitly defined operands.Jakob Stoklund Olesen2011-07-281-0/+21
| | | | | | | | | | | | | Code like that would only be produced by bugpoint, but we should still handle it correctly. When a register is defined by a REG_SEQUENCE of undefs, the register itself is undef. Previously, we would create a register with uses but no defs. Fixes part of PR10520. llvm-svn: 136401
* Simplify test and move into a generic "crash" ll file.Bill Wendling2010-10-091-0/+29
llvm-svn: 116130
OpenPOWER on IntegriCloud