summaryrefslogtreecommitdiffstats
path: root/llvm/support/tools/TableGen
Commit message (Collapse)AuthorAgeFilesLines
...
* Initial checkin of tree pattern parser and type inference engine (which ↵Chris Lattner2003-08-072-3/+224
| | | | | | still needs work). llvm-svn: 7668
* Eliminate now-dead methodChris Lattner2003-08-072-12/+0
| | | | llvm-svn: 7667
* Start using the CodeGeneratorWrappersChris Lattner2003-08-072-16/+16
| | | | llvm-svn: 7666
* Initial checkin of useful wrappers around the Target classes, for now, only ↵Chris Lattner2003-08-072-0/+118
| | | | | | | | ValueType and Target are wrapped llvm-svn: 7665
* Ick, add the RIGHT accessorChris Lattner2003-08-061-1/+1
| | | | llvm-svn: 7656
* Add accessorChris Lattner2003-08-061-0/+1
| | | | llvm-svn: 7655
* There is something wrong with code that looks like:Chris Lattner2003-08-061-13/+13
| | | | | | | if (R == 0 || ...) R->getName() llvm-svn: 7654
* Export the register classes so that the instruction selector can get at them ↵Chris Lattner2003-08-062-7/+30
| | | | | | as needed llvm-svn: 7651
* Added asserts to prevent negative shift amounts from being generated.Misha Brukman2003-08-061-0/+2
| | | | llvm-svn: 7640
* Add error checking code to the node type parser. Start the instruction patternChris Lattner2003-08-062-7/+34
| | | | | | reader llvm-svn: 7632
* Initial support for an instruction selector emitterChris Lattner2003-08-062-0/+115
| | | | llvm-svn: 7631
* All good classes with virtual functions should have virtual dtors...Chris Lattner2003-08-061-0/+1
| | | | llvm-svn: 7630
* Add an instruction selector emitter skeletonChris Lattner2003-08-061-2/+7
| | | | llvm-svn: 7629
* convert over to using TableGen backendsChris Lattner2003-08-064-31/+9
| | | | llvm-svn: 7628
* Switch code over to being a TableGenBackendChris Lattner2003-08-062-29/+9
| | | | llvm-svn: 7627
* Add more helper methodsChris Lattner2003-08-062-1/+30
| | | | llvm-svn: 7626
* New common interface for backends to useChris Lattner2003-08-062-0/+43
| | | | llvm-svn: 7625
* Stop special-casing annul and predict bits (which are Sparc-specific anyway)Misha Brukman2003-08-051-8/+1
| | | | | | since those bits are now hard-coded in Sparc*.td files. llvm-svn: 7593
* No functional changes, comment the fix I just put inChris Lattner2003-08-051-4/+5
| | | | llvm-svn: 7590
* The CodeEmitterGenerator used to consider ANY uninitialized field as being anChris Lattner2003-08-051-48/+48
| | | | | | | operand (unless it's annul or predict). Now we only consider fields to be operands if they are uninitialized AND used in the "Inst" field. llvm-svn: 7589
* Parse DAG patternsChris Lattner2003-08-041-0/+24
| | | | llvm-svn: 7577
* add support for DagInit initializers, which represent DAG patternsChris Lattner2003-08-042-1/+34
| | | | llvm-svn: 7576
* Update file header commentChris Lattner2003-08-041-1/+3
| | | | llvm-svn: 7574
* Transition complete, remove the obsolete 'set' keywordChris Lattner2003-08-041-1/+0
| | | | llvm-svn: 7566
* Start transitioning towards using 'let X = y in' statements, instead of 'set ↵Chris Lattner2003-08-042-20/+21
| | | | | | X = y in'. llvm-svn: 7562
* It appears that somehow we forgot to add support for code variables.Chris Lattner2003-08-042-0/+7
| | | | | | Fix bug: TableGen/2003-08-03-PassCode.td llvm-svn: 7561
* Add initial support for a new 'dag' typeChris Lattner2003-08-044-1/+28
| | | | llvm-svn: 7559
* Allow registers to specify a custom nameChris Lattner2003-08-031-1/+6
| | | | llvm-svn: 7548
* add new --gen-instr-desc optionChris Lattner2003-08-031-1/+6
| | | | llvm-svn: 7545
* Add new Record::getValueAsBit methodChris Lattner2003-08-032-0/+22
| | | | llvm-svn: 7544
* Finish the instruction info emitterChris Lattner2003-08-032-9/+130
| | | | llvm-svn: 7543
* Fix bug: TableGen/IntBitInit.tdChris Lattner2003-08-032-1/+6
| | | | llvm-svn: 7526
* Fix bug: TableGen/BitsInitOverflow.tdChris Lattner2003-08-031-0/+9
| | | | llvm-svn: 7524
* * Changes to allow lists of any typeChris Lattner2003-08-031-26/+31
| | | | | | | * Reorganize Target class a bit * Fix string out of range access bug llvm-svn: 7520
* Changes to allow lists of any typeChris Lattner2003-08-033-55/+115
| | | | llvm-svn: 7519
* expand contractionChris Lattner2003-08-031-1/+1
| | | | llvm-svn: 7518
* Add support for instruction enum emissionChris Lattner2003-08-031-0/+10
| | | | llvm-svn: 7516
* Initial checkin of Instruction emitter, which just produces enum values so farChris Lattner2003-08-032-0/+91
| | | | llvm-svn: 7515
* Remove dead private:Chris Lattner2003-08-031-1/+0
| | | | llvm-svn: 7514
* Make the register numbers line up more frequentlyChris Lattner2003-08-031-1/+1
| | | | llvm-svn: 7508
* Allow an external 'set' command to set multiple values in the same command.Chris Lattner2003-08-031-15/+35
| | | | | | Allow redefinitions of variables as long as they are of the same type. llvm-svn: 7507
* Finish the register info emitterChris Lattner2003-08-031-9/+96
| | | | llvm-svn: 7506
* Add new methodChris Lattner2003-08-022-0/+23
| | | | llvm-svn: 7502
* DEBUG got moved to Debug.hChris Lattner2003-08-011-1/+1
| | | | llvm-svn: 7491
* Tablegen should only replace the output if it changesChris Lattner2003-08-011-4/+18
| | | | llvm-svn: 7486
* Make sure to delete the output file if there is an errorChris Lattner2003-08-011-1/+4
| | | | llvm-svn: 7481
* add support for emitting register classesChris Lattner2003-08-013-1/+63
| | | | llvm-svn: 7473
* Add new getValueAsListInit and getValueAsInt methodsChris Lattner2003-08-012-0/+41
| | | | llvm-svn: 7472
* Add the ability to emit register file enumsChris Lattner2003-08-013-4/+59
| | | | llvm-svn: 7471
* Fix the way field bit references are resolved, also allow resolution of ↵Chris Lattner2003-08-012-9/+19
| | | | | | field references overall! llvm-svn: 7470
OpenPOWER on IntegriCloud