| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
| |
llvm-svn: 77781
|
|
|
|
|
|
| |
that it released its allocated memory.
llvm-svn: 77775
|
|
|
|
| |
llvm-svn: 77774
|
|
|
|
| |
llvm-svn: 77769
|
|
|
|
| |
llvm-svn: 77768
|
|
|
|
|
|
| |
alias with predicate.
llvm-svn: 77764
|
|
|
|
|
|
|
| |
as it is now a MachineFunctionPass, and MachineFunctionPass now handles
this.
llvm-svn: 77760
|
|
|
|
|
|
|
|
|
| |
MachineLoopInfo.
llc now runs MachineLoopInfo and MachineDominatorTree only twice, instead
of three times.
llvm-svn: 77759
|
|
|
|
|
|
| |
be more careful about the return value of runOnMachineFunction.
llvm-svn: 77758
|
|
|
|
| |
llvm-svn: 77757
|
|
|
|
|
|
|
|
|
| |
instructions for calls since BL and BLX are always 32-bit long and BX is always
16-bit long.
Also, we should be using BLX to call external function stubs.
llvm-svn: 77756
|
|
|
|
| |
llvm-svn: 77755
|
|
|
|
| |
llvm-svn: 77754
|
|
|
|
|
|
| |
to the MachineFunction.
llvm-svn: 77753
|
|
|
|
| |
llvm-svn: 77752
|
|
|
|
| |
llvm-svn: 77749
|
|
|
|
| |
llvm-svn: 77748
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
in SelectionDAGLowering::visitTargetIntrinsic.
This removes a bit of special-case code for vector types. After staring
at it for a while, I managed to convince myself that it is not necessary.
The only case where TLI.getValueType() differs from MVT::getMVT is for iPTR,
so this code could potentially make a difference for a vector of pointers.
But, it looks like that is not supported. Calling TLI.getValueType() on
a vector of pointers leads to the following sequence of calls:
TargetLowering::getValueType
MVT::getMVT
MVT::getVectorVT(iPTR, num elements)
MVT::getExtendedVectorVT
MVT::getTypeForMVT for iPTR
assertion fails "Type is not extended!"
So, unless I'm really missing something, this bit of code is irrelevant to
the current version of LLVM, which is consistent with the fact that I don't
see this code in other similar places.
llvm-svn: 77747
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Operands which are just a label should be parsed as immediates, not memory
operands (from the assembler perspective).
- Match a few more flavors of immediates.
- Distinguish match functions for memory operands which don't take a segment
register.
- We match the .s for "hello world" now!
llvm-svn: 77745
|
|
|
|
| |
llvm-svn: 77744
|
|
|
|
| |
llvm-svn: 77743
|
|
|
|
|
|
|
| |
need the PreferredEHDataFormat hook, but I have yet-more refactoring to
do before I can zap it.
llvm-svn: 77742
|
|
|
|
|
|
| |
have no functionality change.
llvm-svn: 77741
|
|
|
|
|
|
|
|
|
|
|
|
| |
padding is disabled, tabs get replaced by spaces except in the case of
the first operand, where the tab is output to line up the operands after
the mnemonics.
Add some better comments and eliminate redundant code.
Fix some testcases to not assume tabs.
llvm-svn: 77740
|
|
|
|
|
|
|
| |
thing is #if0'd out anyway. Just simplify the code by reducing the interface.
Not deleting this is essential for Bill's continuing happiness.
llvm-svn: 77736
|
|
|
|
| |
llvm-svn: 77733
|
|
|
|
| |
llvm-svn: 77729
|
|
|
|
|
|
|
| |
Also, change scale value to always be 1 when unspecified to machine MachineInst
encoding.
llvm-svn: 77728
|
|
|
|
| |
llvm-svn: 77727
|
|
|
|
|
|
|
| |
indicate that it is a predicate, not an emitter. This eliminates TAI
dependencies on Mangler and GlobalValue.
llvm-svn: 77726
|
|
|
|
| |
llvm-svn: 77725
|
|
|
|
|
|
|
|
|
|
| |
because it just calls the default impl.
Remove the PPCDarwinTargetAsmInfo version of PreferredEHDataFormat because
it just returns DW_EH_PE_absptr unless on 10.6. However, 10.6 doesn't support
PPC, so the default impl is just fine.
llvm-svn: 77724
|
|
|
|
| |
llvm-svn: 77723
|
|
|
|
|
|
|
|
| |
change back are
metadata related, which I'm waiting on to avoid conflicting with Devang.
llvm-svn: 77721
|
|
|
|
|
|
| |
a trailing newline.
llvm-svn: 77719
|
|
|
|
| |
llvm-svn: 77718
|
|
|
|
|
|
|
|
| |
- One formatting change.
No intended functionality change.
llvm-svn: 77717
|
|
|
|
| |
llvm-svn: 77716
|
|
|
|
| |
llvm-svn: 77709
|
|
|
|
|
|
| |
MCSection subclasses yet, but this is a step in the right direction.
llvm-svn: 77708
|
|
|
|
| |
llvm-svn: 77706
|
|
|
|
|
|
|
|
| |
to ensure the instruction that follows a TBB (when the number of table entries
is odd) is 2-byte aligned.
Patch by Sandeep Patel.
llvm-svn: 77705
|
|
|
|
| |
llvm-svn: 77704
|
|
|
|
|
|
|
| |
is scaled by two.
- Teach GetInstSizeInBytes about TBB and TBH.
llvm-svn: 77701
|
|
|
|
| |
llvm-svn: 77697
|
|
|
|
| |
llvm-svn: 77696
|
|
|
|
| |
llvm-svn: 77694
|
|
|
|
| |
llvm-svn: 77692
|
|
|
|
|
|
|
|
| |
shouldn't do AU.setPreservesCFG(), because even though CodeGen passes
don't modify the LLVM IR CFG, they may modify the MachineFunction CFG,
and passes like MachineLoop are registered with isCFGOnly set to true.
llvm-svn: 77691
|
|
|
|
|
|
| |
initialize method, which can be called when an MCContext is available.
llvm-svn: 77687
|