| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
|
|
|
| |
llvm-svn: 184298
|
|
|
|
|
|
| |
on the target specific operand to call to add the target specific operand to an MCInst. This patch defines RenderMethod for mips RegisterOperand classes and removes redundant code from MipsAsmParser.cpp
llvm-svn: 184292
|
|
|
|
|
|
| |
std::string instead.
llvm-svn: 184291
|
|
|
|
| |
llvm-svn: 184286
|
|
|
|
| |
llvm-svn: 184282
|
|
|
|
| |
llvm-svn: 184281
|
|
|
|
| |
llvm-svn: 184268
|
|
|
|
| |
llvm-svn: 184263
|
|
|
|
| |
llvm-svn: 184261
|
|
|
|
|
|
| |
Currently, we only output the name.
llvm-svn: 184255
|
|
|
|
|
|
| |
rdar://14194152
llvm-svn: 184244
|
|
|
|
| |
llvm-svn: 184239
|
|
|
|
| |
llvm-svn: 184235
|
|
|
|
| |
llvm-svn: 184233
|
|
|
|
|
|
| |
implying that upper bits are always 0.
llvm-svn: 184231
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
AddCombineTo64bitMLAL.
Said assert assumes that ADDC will always have a glue node as its second
argument and is checked before we even know that we are actually performing the
relevant MLAL optimization. This is incorrect since on ARM we *CAN* codegen ADDC
with a use list based second argument. Thus to have both effects, I converted
the assert to a conditional check which if it fails we do not perform the
optimization.
In terms of tests I can not produce an ADDC from the IR level until I get in my
multiprecision optimization patch which is forthcoming. The tests for said patch
would cause this assert to fail implying that said tests will provide the
relevant tests.
llvm-svn: 184230
|
|
|
|
| |
llvm-svn: 184229
|
|
|
|
| |
llvm-svn: 184228
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
"When assembling to the ARM instruction set, the .N qualifier produces
an assembler error and the .W qualifier has no effect."
In the pre-matcher handler in the asm parser the ".w" (wide) qualifier
when in ARM mode is now discarded. And an error message is now
produced when the ".n" (narrow) qualifier is used in ARM mode.
Test cases for these were added.
rdar://14064574
llvm-svn: 184224
|
|
|
|
|
|
|
|
|
|
|
|
| |
value is zero.
This allows optmizations to kick in more easily.
Fix some test cases so that they remain meaningful (i.e., not completely dead
coded) when optimizations apply.
<rdar://problem/14096009> superfluous multiply by high part of zero-extended
value.
llvm-svn: 184222
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
When producing objects that are abi compliant we are
marking neither the object file nor the assembly file
correctly and thus generate warnings.
We need to set the EF_CPIC flag in the ELF header when
generating direct object.
Note that the warning is only generated when compiling without PIC.
When compiling with clang the warning will be suppressed by supplying:
-Wa,-mno-shared -Wa,-call_nonpic
Also the following directive should also be added:
.option pic0
when compiling without PIC, This eliminates the need for supplying:
-mno-shared -call_nonpic
on the assembler command line.
Patch by Douglas Gilmore
llvm-svn: 184220
|
|
|
|
| |
llvm-svn: 184219
|
|
|
|
| |
llvm-svn: 184217
|
|
|
|
| |
llvm-svn: 184213
|
|
|
|
|
|
|
|
| |
For decoding, keep the current behavior of always decoding these as their REP
versions. In the future, this could be improved to recognize the cases where
these behave as XACQUIRE and XRELEASE and decode them as such.
llvm-svn: 184207
|
|
|
|
| |
llvm-svn: 184206
|
|
|
|
|
|
| |
roots.
llvm-svn: 184201
|
|
|
|
| |
llvm-svn: 184200
|
|
|
|
| |
llvm-svn: 184191
|
|
|
|
|
|
|
| |
This allows the compiler to see the enum and warn about it. While in here,
fix a switch to not use a default and fix style violations.
llvm-svn: 184186
|
|
|
|
|
|
|
|
|
|
|
|
| |
When using a positive offset, literal loads where encoded
as if it was negative, because:
- The sign bit was not assigned to an operand
- The addrmode_imm12 operand was not encoding the sign bit correctly
This patch also makes the assembler look at the .w/.n specifier for
loads.
llvm-svn: 184182
|
|
|
|
| |
llvm-svn: 184181
|
|
|
|
|
|
|
|
| |
This fixes two previous issues:
- Negative offsets were not correctly disassembled
- The decoded opcodes were not the right one
llvm-svn: 184180
|
|
|
|
| |
llvm-svn: 184179
|
|
|
|
| |
llvm-svn: 184178
|
|
|
|
|
|
|
|
|
| |
Someone may want to do something crazy, like replace these objects if they
change or something.
No functionality change intended.
llvm-svn: 184175
|
|
|
|
| |
llvm-svn: 184174
|
|
|
|
| |
llvm-svn: 184173
|
|
|
|
| |
llvm-svn: 184172
|
|
|
|
| |
llvm-svn: 184135
|
|
|
|
| |
llvm-svn: 184133
|
|
|
|
|
|
| |
A complex, expensive heuristic with little value in the current design.
llvm-svn: 184132
|
|
|
|
| |
llvm-svn: 184131
|
|
|
|
| |
llvm-svn: 184130
|
|
|
|
|
|
|
|
| |
This eliminates the MultiPressure scheduling "reason". It was
sensitive to queue order. We don't like being sensitive to queue
order.
llvm-svn: 184129
|
|
|
|
| |
llvm-svn: 184121
|
|
|
|
| |
llvm-svn: 184120
|
|
|
|
|
|
|
|
| |
This ports a missing feature from PathV1.h. I am not sure how to test this
with the regular infrastructure, but an Apple bot should check this when
r183985 is reapplied.
llvm-svn: 184119
|
|
|
|
| |
llvm-svn: 184117
|
|
|
|
|
|
|
| |
Fixes rv7x0 bug in Heaven reported here:
https://bugs.freedesktop.org/show_bug.cgi?id=64257
llvm-svn: 184116
|