summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Expand)AuthorAgeFilesLines
...
* [SelectionDAGBuilder] Fuse inline asm input operand loops passes. NFCI.Nirav Dave2019-01-241-13/+9
* [X86] Add missing isReg() guards in FixupSetCCs pass.Nirav Dave2019-01-241-2/+2
* [TTI] Add generic SADDO/SSUBO costsSimon Pilgrim2019-01-241-0/+10
* [TTI] Add generic UADDO/USUBO costsSimon Pilgrim2019-01-241-3/+14
* Revert "[HotColdSplitting] Get DT and PDT from the pass manager."Florian Hahn2019-01-241-32/+9
* [MIPS GlobalISel] Select zero extending and sign extending loadPetar Avramovic2019-01-243-2/+37
* [MIPS GlobalISel] Combine extending loadsPetar Avramovic2019-01-241-0/+11
* [HotColdSplitting] Get DT and PDT from the pass manager.Florian Hahn2019-01-241-9/+32
* Reapply: [mips] Handle MipsMCExpr sub-expression for the MEK_DTPREL tagSimon Atanasyan2019-01-242-8/+11
* [SystemZ] Remember to reset the NoPHIs property on MF in createPHIsForSelects()Jonas Paulsson2019-01-241-0/+2
* [X86] Update SelectionDAGDumper to print the extension type and expanding fla...Craig Topper2019-01-241-0/+30
* [X86] Add test cases for opportunities to fold a truncate and a masked store ...Craig Topper2019-01-241-1/+1
* [LoopSimplifyCFG] Fix inconsistency in live blocks markupMax Kazantsev2019-01-241-2/+3
* DebugInfo: Use assembly label arithmetic for address pool size for easier rea...David Blaikie2019-01-242-9/+17
* Revert "[RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUI"Ana Pazos2019-01-243-18/+3
* [RISCV] Set isAsCheapAsAMove for ADDI, ORI, XORI, LUIAna Pazos2019-01-243-3/+18
* [RISCV] Set isReMaterializable for ORI, XORIAna Pazos2019-01-241-0/+4
* [Sanitizers] UBSan unreachable incompatible with ASan in the presence of `nor...Julian Lettner2019-01-2410-3/+19
* Update entry count for cold callsDavid Callahan2019-01-242-37/+67
* Revert "[mips] Handle MipsMCExpr sub-expression for the MEK_DTPREL tag"Amara Emerson2019-01-242-11/+8
* [llvm] Clarify responsiblity of some of DILocation discriminator APIsMircea Trofin2019-01-244-5/+5
* [ADT] Notify ilist traits about in-list transfersReid Kleckner2019-01-232-3/+8
* [LV][VPlan] Change to implement VPlan based predication forHideki Saito2019-01-237-6/+419
* hwasan: Read shadow address from ifunc if we don't need a frame record.Peter Collingbourne2019-01-231-10/+21
* [mips] Handle MipsMCExpr sub-expression for the MEK_DTPREL tagSimon Atanasyan2019-01-232-8/+11
* Revert r351938 "[ARM] Alter the register allocation order for minsize on Thumb2"Reid Kleckner2019-01-231-27/+4
* [DEBUGINFO, NVPTX] Enable support for the debug info on NVPTX target.Alexey Bataev2019-01-234-13/+19
* Revert "[DEBUGINFO, NVPTX] Enable support for the debug info on NVPTX target."Alexey Bataev2019-01-234-18/+12
* [DEBUGINFO, NVPTX] Enable support for the debug info on NVPTX target.Alexey Bataev2019-01-234-12/+18
* Revert "[DEBUGINFO, NVPTX] Enable support for the debug info on NVPTX target."Haojian Wu2019-01-233-8/+12
* [MC][X86] Correctly model additional operand latency caused by transfer delay...Andrea Di Biagio2019-01-2316-8/+68
* Fix indentation. NFCI.Simon Pilgrim2019-01-231-13/+13
* [IR] Match intrinsic parameter by scalar/vectorwidthSimon Pilgrim2019-01-231-11/+14
* [Hexagon] Remove incorrect bit negationKrzysztof Parzyszek2019-01-231-1/+1
* [AArch64] Fix out of bounds strlenBenjamin Kramer2019-01-231-2/+2
* Move saturated arithmetic intrinsics to other integer intrinsics. NFCI.Simon Pilgrim2019-01-231-4/+4
* [AMDGPU] With XNACK, cannot clause a load with result coalesced with operandTim Renouf2019-01-231-0/+11
* [HotColdSplitting] Remove unused SSAUpdater.h include (NFC).Florian Hahn2019-01-231-1/+0
* [ARM] Alter the register allocation order for minsize on Thumb2David Green2019-01-231-4/+27
* [ARM][CGP] Check trunc type before replacingSam Parker2019-01-231-7/+13
* [DAGCombine] Enable more pre-indexed storesSam Parker2019-01-231-1/+7
* [SLH] AArch64: correctly pick temporary register to mask SPKristof Beyls2019-01-231-57/+118
* [SystemZ] Handle DBG_VALUE instructions in two places in backend.Jonas Paulsson2019-01-232-6/+10
* [IRCE] Support narrow latch condition for wide range checksMax Kazantsev2019-01-231-11/+44
* [Pipeliner] Add two pragmas to control software pipelining optimizationBrendon Cahoon2019-01-231-7/+76
* hwasan: Move memory access checks into small outlined functions on aarch64.Peter Collingbourne2019-01-235-24/+172
* MemoryBlock: Do not automatically extend a given size to a multiple of page s...Rui Ueyama2019-01-232-7/+9
* [CodeView] Allow empty types in member functionsJosh Stone2019-01-231-1/+4
* Fixed isReMaterializable setting for LUI instruction.Ana Pazos2019-01-221-1/+2
* [HotColdSplit] Calculate BFI lazily to reduce compile-time, NFCVedant Kumar2019-01-221-5/+12
OpenPOWER on IntegriCloud