summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Expand)AuthorAgeFilesLines
* [Hexagon] Create helpers extractVector and insertVector in loweringKrzysztof Parzyszek2017-11-292-139/+144
* [X86][AVX512] Tag RCP/RSQRT/GETEXP instructions scheduler classes (REVERSION)Simon Pilgrim2017-11-292-80/+53
* Make TypeTableBuilder inherit from TypeCollection.Zachary Turner2017-11-291-0/+37
* [X86][AVX512] Tag RCP/RSQRT/GETEXP instructions scheduler classesSimon Pilgrim2017-11-292-53/+80
* [X86][AVX512] Tag 3OP (shuffles, double-shifts and GFNI) instructions schedul...Simon Pilgrim2017-11-291-76/+91
* [ARM][DAG] Revert Disable post-legalization store merge for ARMNirav Dave2017-11-291-0/+3
* [X86][AVX512] Add itinerary argument to all AVX512_maskable_* wrappers. NFCISimon Pilgrim2017-11-291-44/+49
* Reverted r319315 because of unused functions (due to PPR not yet beingSander de Smalen2017-11-293-178/+10
* [X86][AVX512] Tag VPERMILV instruction scheduler classSimon Pilgrim2017-11-292-17/+32
* [AArch64][SVE] Asm: Add SVE predicate register definitions and parsing supportSander de Smalen2017-11-293-10/+178
* [ARM GlobalISel] Fix selecting G_BRCONDDiana Picus2017-11-291-1/+1
* [X86][AVX512] Setup unary (PABS/VPLZCNT/VPOPCNT/VPCONFLICT/VMOV*DUP) instruct...Simon Pilgrim2017-11-292-55/+84
* [AMDGPU][MC][GFX9] Corrected mapping of GFX9 v_add/sub/subrev_u32Dmitry Preobrazhensky2017-11-291-9/+14
* [X86][SSE] Merged sse2_unpack and sse2_unpack PUNPCK instruction templates. N...Simon Pilgrim2017-11-291-71/+69
* [X86][SSE] Merged sse2_pack and sse2_pack_y PACKSS/PACKUS instruction templat...Simon Pilgrim2017-11-291-78/+46
* [SCEV][NFC] Break from loop after we found first non-Phi in getAddRecExprPHIL...Max Kazantsev2017-11-291-1/+5
* [ARM] Add support for armv7e-m to the .arch directiveOliver Stannard2017-11-291-0/+1
* [CGP] Enable complex addr modeSerguei Katkov2017-11-291-1/+1
* [X86] Remove setOperationAction Promote for ISD::SINT_TO_FP MVT::v8i16/v16i8/...Craig Topper2017-11-291-3/+0
* [SCEV][NFC] Remove condition that can never happen due to check few lines aboveMax Kazantsev2017-11-291-2/+0
* [CGP] Fix common type handling in optimizeMemoryInstSerguei Katkov2017-11-291-6/+10
* [PowerPC] Relax the checking on AND/AND8 in isSignOrZeroExtended.Sean Fertile2017-11-291-3/+31
* DAG: Add nuw when splitting loads and storesMatt Arsenault2017-11-298-73/+37
* llvm-dwarfdump: honor the --show-children option when dumping a specific DIE.Adrian Prantl2017-11-291-1/+1
* AMDGPU: Select DS insts without m0 initializationMatt Arsenault2017-11-296-77/+178
* [X86] Promote fp_to_sint v16f32->v16i16/v16i8 to avoid scalarization.Craig Topper2017-11-291-0/+2
* Fix a warning.Zachary Turner2017-11-291-1/+1
* [NFC] Minor cleanups in CodeView TypeTableBuilder.Zachary Turner2017-11-281-10/+7
* [X86] Mark ISD::FP_TO_UINT v16i8/v16i16 as Promote under AVX512 instead of le...Craig Topper2017-11-283-9/+4
* AMDGPU: Enable IPRAMatt Arsenault2017-11-281-0/+4
* [X86] Tag CLFLUSHOPT with same scheduling behaviour as CLFLUSHSimon Pilgrim2017-11-281-2/+3
* [X86][SSE] Add SSE_SHUFP OpndItinsSimon Pilgrim2017-11-281-11/+16
* [X86][SSE] Add SSE_UNPCK/SSE_PUNPCK OpndItinsSimon Pilgrim2017-11-281-49/+61
* [X86][SSE] Use SSE_PACK OpndItins in PACKSS/PACKUS instruction definitionsSimon Pilgrim2017-11-281-30/+30
* Fix VS2017 narrowing conversion warning. NFCISimon Pilgrim2017-11-281-1/+1
* [X86] Remove unused variable.Craig Topper2017-11-281-1/+0
* Demote this opt remark to DEBUG.Adam Nemet2017-11-281-4/+1
* [X86] Remove code from combineUIntToFP that tried to favor UINT_TO_FP if lega...Craig Topper2017-11-281-3/+1
* [X86] Remove custom lowering for uint_to_fp from vXi8/vXi16.Craig Topper2017-11-281-20/+1
* SROA: Don't create variable fragments that are outside of the variable.Adrian Prantl2017-11-281-0/+9
* [Hexagon] Use stable sort for HexagonShuffler to remove non-deterministic ord...Mandeep Singh Grang2017-11-281-5/+5
* [PowerPC] Allow tail calls of fastcc functions from C CallingConv functions.Sean Fertile2017-11-281-5/+10
* [aarch64][globalisel] Define G_ATOMIC_CMPXCHG and G_ATOMICRMW_* and make them...Daniel Sanders2017-11-283-3/+21
* [SelectionDAG] Make sorting predicate stronger to remove non-deterministic or...Mandeep Singh Grang2017-11-281-4/+11
* [X86][SSE] Add SSE_HADDSUB/SSE_PABS/SSE_PALIGN OpndItinsSimon Pilgrim2017-11-281-45/+59
* [X86] In lowerVectorShuffleAsElementInsertion, if were able to find a scalar ...Craig Topper2017-11-281-1/+1
* [CodeGen] Fix doxygen \file comment styleFrancis Visoiu Mistrih2017-11-281-1/+1
* [CodeGen] Fix doxygenFrancis Visoiu Mistrih2017-11-281-2/+1
* [Hexagon] Make sure to zero-extend bytes before building a vectorKrzysztof Parzyszek2017-11-281-10/+12
* [mir] Print/Parse both MOLoad and MOStore when they occur together.Daniel Sanders2017-11-282-6/+18
OpenPOWER on IntegriCloud