summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Collapse)AuthorAgeFilesLines
* Use the new convertFromAPInt instead of convertFromZeroExtendedInteger.Dan Gohman2008-02-291-6/+3
| | | | llvm-svn: 47744
* Use the new APInt-enabled form of getConstant instead of convertingDan Gohman2008-02-291-1/+1
| | | | | | an APInt into a uint64_t to call getConstant. llvm-svn: 47742
* Add support to APInt for shift and rotate operations with APIntDan Gohman2008-02-291-0/+27
| | | | | | instead of uint32_t for the shift/rotate count operand type. llvm-svn: 47741
* Use the correct instruction encodings for the 64-bit MMX movd.Anders Carlsson2008-02-291-2/+2
| | | | llvm-svn: 47740
* Simplify code using convertFromZeroExtendedInteger with an APIntDan Gohman2008-02-291-6/+6
| | | | | | by using the new convertFromAPInt directly. llvm-svn: 47739
* Add a method to APFloat to convert directly from APInt.Dan Gohman2008-02-291-0/+17
| | | | llvm-svn: 47738
* Added option -align-loops=<true/false> to disable loop aligner pass.Evan Cheng2008-02-284-8/+7
| | | | llvm-svn: 47736
* Interface of getByValTypeAlignment differed betweenDale Johannesen2008-02-283-2/+19
| | | | | | | | generic & x86 versions; change generic to follow x86 and improve comments. Add PPC version (not right for non-Darwin.) llvm-svn: 47734
* Make llvm-ar behave like ar, if you create an empty archive, ar creates an ↵Andrew Lenharth2008-02-281-1/+1
| | | | | | empty archive. llvm-ar would not generate an output file in this case llvm-svn: 47733
* Initialize TextAlignFillValue. Fix revision 47703.Lauro Ramos Venancio2008-02-281-0/+1
| | | | llvm-svn: 47732
* Avoid collisions in value names.Lauro Ramos Venancio2008-02-281-3/+5
| | | | llvm-svn: 47725
* Fix an assertion message.Dale Johannesen2008-02-281-1/+1
| | | | llvm-svn: 47722
* add a noteChris Lattner2008-02-281-0/+19
| | | | llvm-svn: 47720
* Fix http://llvm.org/bugs/show_bug.cgi?id=2104 by ordering lexicographically ↵Gabor Greif2008-02-281-5/+12
| | | | | | what gets printed. Be const-correct in PrintResults and uninline it too llvm-svn: 47712
* Set to default: x86 no longer fold and into test if it has more than one use.Evan Cheng2008-02-281-1/+1
| | | | llvm-svn: 47711
* Keep track how many commutes are performed by the scheduler.Evan Cheng2008-02-281-0/+4
| | | | llvm-svn: 47710
* Sparc backend doesn't support debug info yet, mark the nodes as expand. ↵Chris Lattner2008-02-281-2/+6
| | | | | | | | This fixes a crash on test/DebugInfo/funccall.ll llvm-svn: 47709
* implement expand for ISD::DECLARE by just deleting it.Chris Lattner2008-02-281-0/+3
| | | | llvm-svn: 47708
* Fix CodeGen/Generic/storetrunc-fp.ll on sparc, PR2105Chris Lattner2008-02-281-1/+2
| | | | llvm-svn: 47707
* fix CodeGen/Generic/2008-01-25-dag-combine-mul.ll on sparc, PR2105Chris Lattner2008-02-282-0/+4
| | | | llvm-svn: 47706
* target-indep codegen memcpy lowering issue.Chris Lattner2008-02-281-0/+44
| | | | llvm-svn: 47705
* Add a random not very important noteChris Lattner2008-02-281-0/+38
| | | | llvm-svn: 47704
* Add a quick and dirty "loop aligner pass". x86 uses it to align its loops to ↵Evan Cheng2008-02-2819-40/+121
| | | | | | 16-byte boundaries. llvm-svn: 47703
* A few more small things I've run into.Eli Friedman2008-02-281-3/+86
| | | | llvm-svn: 47702
* EHPreferredDataFormat hook for PPC targets. Looks like DarwinAnton Korobeynikov2008-02-272-1/+30
| | | | | | uses the same encoding everywhere. Linux FIXME'ed. llvm-svn: 47701
* Remove dead code.Devang Patel2008-02-271-14/+0
| | | | llvm-svn: 47700
* Preparation step for some cleanup/generalization in EH information emission:Anton Korobeynikov2008-02-273-1/+74
| | | | | | provide TAI hook for selection of EH data emission format. Currently unused. llvm-svn: 47699
* Handle load/store of misaligned vectors that are the Dale Johannesen2008-02-271-19/+30
| | | | | | | | | | | | same size as an int type by doing a bitconvert of load/store of the int type (same algorithm as floating point). This makes them work for ppc Altivec. There was some code that purported to handle loads of (some) vectors by splitting them into two smaller vectors, but getExtLoad rejects subvector loads, so this could never have worked; the patch removes it. llvm-svn: 47696
* Don't hard-code the mask size to be 32, which is incorrect on ppc64Dan Gohman2008-02-271-3/+5
| | | | | | | and was causing aborts with the new APInt changes. This may also be fixing an obscure ppc64 bug. llvm-svn: 47692
* This is done.Evan Cheng2008-02-271-24/+0
| | | | llvm-svn: 47688
* Fix a bug in dead spill slot elimination.Evan Cheng2008-02-271-0/+2
| | | | llvm-svn: 47687
* Remove the `else', at Evan's insistence.Dan Gohman2008-02-271-2/+1
| | | | llvm-svn: 47686
* Add a FIXME about the VECTOR_SHUFFLE evil hack.Duncan Sands2008-02-271-0/+2
| | | | llvm-svn: 47676
* Emit an error when a library is not found. It is the GNU ld behavior and it ↵Lauro Ramos Venancio2008-02-271-1/+1
| | | | | | is expected by the configure scripts. llvm-svn: 47674
* LegalizeTypes support for EXTRACT_VECTOR_ELT. TheDuncan Sands2008-02-276-59/+363
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | approach taken is different to that in LegalizeDAG when it is a question of expanding or promoting the result type: for example, if extracting an i64 from a <2 x i64>, when i64 needs expanding, it bitcasts the vector to <4 x i32>, extracts the appropriate two i32's, and uses those for the Lo and Hi parts. Likewise, when extracting an i16 from a <4 x i16>, and i16 needs promoting, it bitcasts the vector to <2 x i32>, extracts the appropriate i32, twiddles the bits if necessary, and uses that as the promoted value. This puts more pressure on bitcast legalization, and I've added the appropriate cases. They needed to be added anyway since users can generate such bitcasts too if they want to. Also, when considering various cases (Legal, Promote, Expand, Scalarize, Split) it is a pain that expand can correspond to Expand, Scalarize or Split, so I've changed the LegalizeTypes enum so it lists those different cases - now Expand only means splitting a scalar in two. The code produced is the same as by LegalizeDAG for all relevant testcases, except for 2007-10-31-extractelement-i64.ll, where the code seems to have improved (see below; can an expert please tell me if it is better or not). Before < vs after >. < subl $92, %esp < movaps %xmm0, 64(%esp) < movaps %xmm0, (%esp) < movl 4(%esp), %eax < movl %eax, 28(%esp) < movl (%esp), %eax < movl %eax, 24(%esp) < movq 24(%esp), %mm0 < movq %mm0, 56(%esp) --- > subl $44, %esp > movaps %xmm0, 16(%esp) > pshufd $1, %xmm0, %xmm1 > movd %xmm1, 4(%esp) > movd %xmm0, (%esp) > movq (%esp), %mm0 > movq %mm0, 8(%esp) < subl $92, %esp < movaps %xmm0, 64(%esp) < movaps %xmm0, (%esp) < movl 12(%esp), %eax < movl %eax, 28(%esp) < movl 8(%esp), %eax < movl %eax, 24(%esp) < movq 24(%esp), %mm0 < movq %mm0, 56(%esp) --- > subl $44, %esp > movaps %xmm0, 16(%esp) > pshufd $3, %xmm0, %xmm1 > movd %xmm1, 4(%esp) > movhlps %xmm0, %xmm0 > movd %xmm0, (%esp) > movq (%esp), %mm0 > movq %mm0, 8(%esp) < subl $92, %esp < movaps %xmm0, 64(%esp) --- > subl $44, %esp < movl 16(%esp), %eax < movl %eax, 48(%esp) < movl 20(%esp), %eax < movl %eax, 52(%esp) < movaps %xmm0, (%esp) < movl 4(%esp), %eax < movl %eax, 60(%esp) < movl (%esp), %eax < movl %eax, 56(%esp) --- > pshufd $1, %xmm0, %xmm1 > movd %xmm1, 4(%esp) > movd %xmm0, (%esp) > movd %xmm1, 12(%esp) > movd %xmm0, 8(%esp) < subl $92, %esp < movaps %xmm0, 64(%esp) --- > subl $44, %esp < movl 24(%esp), %eax < movl %eax, 48(%esp) < movl 28(%esp), %eax < movl %eax, 52(%esp) < movaps %xmm0, (%esp) < movl 12(%esp), %eax < movl %eax, 60(%esp) < movl 8(%esp), %eax < movl %eax, 56(%esp) --- > pshufd $3, %xmm0, %xmm1 > movd %xmm1, 4(%esp) > movhlps %xmm0, %xmm0 > movd %xmm0, (%esp) > movd %xmm1, 12(%esp) > movd %xmm0, 8(%esp) llvm-svn: 47672
* LegalizeTypes support for legalizing the maskDuncan Sands2008-02-272-0/+56
| | | | | | | | | | | | | | | | | | | | operand of a VECTOR_SHUFFLE. The mask is a vector of constant integers. The code in LegalizeDAG doesn't bother to legalize the mask, since it's basically just storage for a bunch of constants, however LegalizeTypes is more picky. The problem is that there may not exist any legal vector-of-integers type with a legal element type, so it is impossible to create a legal mask! Unless of course you cheat by creating a BUILD_VECTOR where the operands have a different type to the element type of the vector being built... This is pretty ugly but works - all relevant tests in the testsuite pass, and produce the same assembler with and without LegalizeTypes. llvm-svn: 47670
* LegalizeTypes support for INSERT_VECTOR_ELT.Duncan Sands2008-02-273-6/+47
| | | | llvm-svn: 47669
* Don't track max alignment during stack object allocations since they can be ↵Evan Cheng2008-02-271-2/+1
| | | | | | deleted later. Let PEI compute it. llvm-svn: 47668
* Support for legalizing MEMBARRIER.Duncan Sands2008-02-273-2/+19
| | | | llvm-svn: 47667
* Final de-tabification.Bill Wendling2008-02-279-112/+111
| | | | llvm-svn: 47663
* Add path separator support, patch by Sam Bishop. Chris Lattner2008-02-273-38/+23
| | | | llvm-svn: 47662
* Make X86TargetLowering::LowerSINT_TO_FP return without creating a dead Chris Lattner2008-02-272-29/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | stack slot and store if the SINT_TO_FP is actually legal. This allows us to compile: double a(double b) {return (unsigned)b;} to: _a: cvttsd2siq %xmm0, %rax movl %eax, %eax cvtsi2sdq %rax, %xmm0 ret instead of: _a: subq $8, %rsp cvttsd2siq %xmm0, %rax movl %eax, %eax cvtsi2sdq %rax, %xmm0 addq $8, %rsp ret crazy. llvm-svn: 47660
* this code is correct but strange looking ;-)Chris Lattner2008-02-271-2/+1
| | | | llvm-svn: 47659
* Compile x86-64-and-mask.ll into:Chris Lattner2008-02-272-10/+14
| | | | | | | | | | | | | | | | | | | | _test: movl %edi, %eax ret instead of: _test: movl $4294967295, %ecx movq %rdi, %rax andq %rcx, %rax ret It would be great to write this as a Pat pattern that used subregs instead of a 'pseudo' instruction, but I don't know how to do that in td files. llvm-svn: 47658
* Spiller now remove unused spill slots.Evan Cheng2008-02-276-22/+110
| | | | llvm-svn: 47657
* Teach Legalize how to expand an EXTRACT_ELEMENT.Dan Gohman2008-02-271-0/+6
| | | | llvm-svn: 47656
* Convert the last remaining users of the non-APInt form ofDan Gohman2008-02-273-51/+39
| | | | | | | ComputeMaskedBits to use the APInt form, and remove the non-APInt form. llvm-svn: 47654
* Add comment.Devang Patel2008-02-271-1/+0
| | | | llvm-svn: 47653
* add a noteChris Lattner2008-02-271-0/+27
| | | | llvm-svn: 47652
* Convert SimplifyDemandedMask and ShrinkDemandedConstant to use APInt.Dan Gohman2008-02-272-141/+153
| | | | | | | | Change several cases in SimplifyDemandedMask that don't ever do any simplifying to reuse the logic in ComputeMaskedBits instead of duplicating it. llvm-svn: 47648
OpenPOWER on IntegriCloud