summaryrefslogtreecommitdiffstats
path: root/llvm/lib
Commit message (Expand)AuthorAgeFilesLines
...
* [IR] Take func, ret, and arg attrs separately in AttributeList::getReid Kleckner2017-04-137-118/+84
* [IR] Remove the APIntMoveTy typedef from ConstantRange. Use APInt type directly.Craig Topper2017-04-131-2/+2
* Fix compiler error in Attributes.cppKonstantin Zhuravlyov2017-04-121-1/+2
* AMDGPU : Fix common dominator of two incoming blocks terminates with uniform ...Wei Ding2017-04-121-2/+24
* Fix some ArgList uses after API change in r300135.Richard Smith2017-04-121-1/+1
* Fix initialization order of class members.Zachary Turner2017-04-121-2/+2
* ArgList: cache index ranges containing arguments with each IDRichard Smith2017-04-121-193/+33
* [llvm-pdbdump] Minor prepatory refactor of Class Def Dumper.Zachary Turner2017-04-121-4/+9
* [llvm-pdbdump] More advanced class definition dumping.Zachary Turner2017-04-129-9/+243
* [libFuzzer] XFAIL fuzzer-oom.test on Darwin.Akira Hatanaka2017-04-121-0/+1
* [InstSimplify] Don't try to constant fold AllocaInsts since it won't do anyth...Craig Topper2017-04-121-0/+4
* [ValueTracking] Teach GetUnderlyingObject to stop when it reachs an alloca in...Craig Topper2017-04-121-0/+3
* [IR] Assert that we never create an empty AttributeListImpl, NFCReid Kleckner2017-04-121-13/+12
* AMDGPU: Fix invalid copies when copying i1 to phys regMatt Arsenault2017-04-123-4/+30
* [AMDGPU] Generate range metadata for workitem idStanislav Mekhanoshin2017-04-126-24/+118
* Bitcode: Move version and global value module code parsers to separate functi...Peter Collingbourne2017-04-121-240/+276
* [InstCombine] Teach SimplifyMultipleUseDemandedBits to handle And/Or/Xor know...Craig Topper2017-04-121-11/+46
* [InstCombine] Remove unreachable code for turning an And where all demanded b...Craig Topper2017-04-121-4/+0
* [InstCombine] fix wrong undef handling when converting select to shuffleSanjay Patel2017-04-121-2/+4
* [SelectionDAG] Use APInt move assignment to avoid 2 memory allocations and co...Craig Topper2017-04-121-2/+2
* CodeGen: BlockPlacement: Add comment about DenseMap Safety.Kyle Butt2017-04-121-0/+3
* [InstCombine] In SimplifyMultipleUseDemandedBits, use a switch instead of cas...Craig Topper2017-04-121-3/+11
* [InstCombine] Teach SimplifyDemandedInstructionBits that even if we reach an ...Craig Topper2017-04-121-0/+6
* MachineScheduler: Skip acyclic latency heuristic for in-order coresMatthias Braun2017-04-121-1/+1
* [InstCombine] Move portion of SimplifyDemandedUseBits that deals with instruc...Craig Topper2017-04-122-76/+103
* [AMDGPU][MC] Added support for several VI-specific opcodes (s_wakeup, etc)Dmitry Preobrazhensky2017-04-123-1/+37
* Teach SimplifyDemandedUseBits that adding or subtractings 0s from every bit b...Craig Topper2017-04-121-1/+10
* [AMDGPU][MC] Corrected parsing of v_cmp_class* and v_cmpx_class*Dmitry Preobrazhensky2017-04-122-2/+4
* [WebAssembly] Update use of Attributes after r299875Derek Schuff2017-04-121-17/+14
* [AMDGPU][MC] Corrected encoding of V_MQSAD_U32_U8 for CIDmitry Preobrazhensky2017-04-121-1/+1
* Fix the bootstrap failure caused by r299986.Easwaran Raman2017-04-121-0/+4
* [InstCombine] morph an existing instruction instead of creating a new oneSanjay Patel2017-04-121-7/+6
* [AMDGPU][MC] Corrected ds_wrxchg2* to support two offsetsDmitry Preobrazhensky2017-04-121-7/+21
* Remove redundant type castsSerge Pavlov2017-04-121-12/+8
* Fix detection of backtrace() availability on FreeBSDEd Maste2017-04-122-3/+6
* [SLPVectorizer] Pass the right type argument to getCmpSelInstrCost()Jonas Paulsson2017-04-121-0/+2
* [MachineBlockPlacment] Add an assert to ensure there is no order dependency o...Benjamin Kramer2017-04-121-3/+7
* [MachineBlockPlacement] Clean up data structures a bit.Benjamin Kramer2017-04-121-21/+17
* [LoopVectorizer] Improve handling of branches during cost estimation.Jonas Paulsson2017-04-121-1/+32
* [GlobalIsel][X86] support G_CONSTANT selection.Igor Breger2017-04-121-1/+52
* [LoopVectorizer, TTI] New method supportsEfficientVectorElementLoadStore()Jonas Paulsson2017-04-123-2/+11
* [AMDGPU][MC] Corrected src0 size for s_cbranch_joinDmitry Preobrazhensky2017-04-121-1/+7
* [SystemZ] TargetTransformInfo cost functions implemented.Jonas Paulsson2017-04-1217-69/+665
* [DWARF] Fix compiler warnings in DWARFContext.cpp, NFCiKrasimir Georgiev2017-04-121-2/+1
* [AMDGPU] SDWA: make pass globalSam Kolton2017-04-121-183/+175
* [DWARF] - Refactoring of DWARFContextInMemory implementation.George Rimar2017-04-121-64/+71
* [LoadCombine] Avoid analysing dead basic blocksBjorn Pettersson2017-04-121-1/+12
* [IR] Redesign the case iterator in SwitchInst to actually be an iteratorChandler Carruth2017-04-1223-114/+101
* [InstCombine][IR] Add a commutable BinOp matcher. Use it to reduce some code....Craig Topper2017-04-121-2/+1
* [BPI] Refactor post domination calculation and simple fix for ColdCallSerguei Katkov2017-04-121-46/+73
OpenPOWER on IntegriCloud