summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Transforms/Vectorize
Commit message (Expand)AuthorAgeFilesLines
* Move a transformation routine from LoopUtils to LoopVectorize.Vikram TV2018-09-101-4/+84
* Move createMinMaxOp() out of RecurrenceDescriptor.Vikram TV2018-09-101-2/+2
* [LV] Fix code gen for conditionally executed loads and storesAnna Thomas2018-09-071-8/+41
* [LV] First order recurrence phis should not be treated as uniformAnna Thomas2018-09-041-0/+5
* SLPVectorizer: Fix assert with different sized address spacesMatt Arsenault2018-08-311-1/+1
* [LoopVectorize][NFCI] Use find instead of countDavid Bolvansky2018-08-231-42/+58
* [LV] Vectorize loops where non-phi instructions used outside loopAnna Thomas2018-08-212-7/+36
* NFC: Clarify comment in loop vectorization legalityAnna Thomas2018-08-141-1/+2
* [LV] Teach about non header phis that have uses outside the loopAnna Thomas2018-08-142-12/+16
* [SLP] Fix insert point for reused extract instructions.Alexey Bataev2018-08-071-7/+1
* [SLP] Fix PR38339: Instruction does not dominate all uses!Alexey Bataev2018-07-311-0/+6
* [VPlan] Introduce VPLoopInfo analysis.Diego Caballero2018-07-313-1/+66
* [VPlan] Introduce VPlan-based dominator analysis.Diego Caballero2018-07-306-21/+172
* Remove trailing spaceFangrui Song2018-07-302-13/+13
* Revert "[LV][DebugInfo] Set DL to the middle block Icmp instruction"Anastasis Grammenos2018-07-271-3/+1
* [LV][DebugInfo] Set DL to the middle block Icmp instructionAnastasis Grammenos2018-07-271-1/+3
* [LoadStoreVectorizer] Use const referenceFangrui Song2018-07-261-4/+6
* [LSV] Look through selects for consecutive addressesRoman Tereshin2018-07-251-15/+62
* [LV] Fix for PR38110, LV encountered llvm_unreachable() Hideki Saito2018-07-241-2/+3
* Reapply "[LSV] Refactoring + supporting bitcasts to a type of different size"Roman Tereshin2018-07-201-46/+65
* Revert "[LSV] Refactoring + supporting bitcasts to a type of different size"Sam McCall2018-07-201-62/+46
* [LSV] Refactoring + supporting bitcasts to a type of different sizeRoman Tereshin2018-07-191-46/+62
* [LoadStoreVectorizer] Use getMinusScev() to compute the distance between two ...Farhana Aleen2018-07-191-0/+8
* [SLPVectorizer] Avoid duplicate scalar cost calculations in BoUpSLP::getEntry...Simon Pilgrim2018-07-181-50/+37
* [SLPVectorizer] Don't attempt horizontal reduction on pointer types (PR38191)Simon Pilgrim2018-07-171-0/+2
* [SLPVectorizer] Add initial alternate opcode support for cast instructions. (...Simon Pilgrim2018-07-131-26/+72
* Revert "[SLPVectorizer] Add initial alternate opcode support for cast instruc...Martin Storsjo2018-07-121-62/+22
* [SLPVectorizer] Add initial alternate opcode support for cast instructions. (...Simon Pilgrim2018-07-111-22/+62
* Revert rL336804: [SLPVectorizer] Add initial alternate opcode support for cas...Simon Pilgrim2018-07-111-58/+22
* [SLPVectorizer] Add initial alternate opcode support for cast instructions.Simon Pilgrim2018-07-111-22/+58
* [DebugInfo][LoopVectorize] Preserve DL in induction PHI and AddAnastasis Grammenos2018-07-101-0/+2
* [VPlan][LV] Introduce condition bit in VPBlockBaseDiego Caballero2018-07-095-24/+70
* [SLPVectorizer] Begin abstracting InstructionsState alternate matching away f...Simon Pilgrim2018-07-051-42/+55
* Fix some irregular whitespace/indentation. NFCI.Simon Pilgrim2018-07-041-18/+14
* [DebugInfo][LoopVectorize] Preserve DL in generated phi instructionAnastasis Grammenos2018-07-041-0/+2
* [SLP] Recognize min/max pattern using instructions producing same values.Farhana Aleen2018-07-021-0/+71
* [SLPVectorizer] Remove nullptr early-outs from Instruction::ShuffleVector get...Simon Pilgrim2018-07-021-6/+0
* [SLPVectorizer] Fix alternate opcode + shuffle cost function to correct handl...Simon Pilgrim2018-07-021-4/+3
* [SLPVectorizer] Only Alternate opcodes use ShuffleVector cases for getEntryCo...Simon Pilgrim2018-07-021-1/+5
* [SLPVectorizer] Call InstructionsState.isOpcodeOrAlt with Instruction instead...Simon Pilgrim2018-07-011-11/+9
* [SLPVectorizer] Replace sameOpcodeOrAlt with InstructionsState.isOpcodeOrAlt ...Simon Pilgrim2018-07-011-12/+10
* [SLPVectorizer] Use InstructionsState Op/Alt opcodes directly. NFCI.Simon Pilgrim2018-07-011-4/+2
* [SLPVectorizer] Recognise non uniform power of 2 constantsSimon Pilgrim2018-06-261-12/+11
* [SLPVectorizer] Support alternate opcodes in tryToVectorizeListSimon Pilgrim2018-06-221-28/+13
* [SLPVectorizer] reorderAltShuffleOperands should just take InstructionsState....Simon Pilgrim2018-06-221-7/+5
* [SLPVectorizer] Relax alternate opcodes to accept any BinaryOperator pairSimon Pilgrim2018-06-221-27/+11
* [SLPVectorizer] Provide InstructionsState down the BoUpSLP vectorization call...Simon Pilgrim2018-06-201-53/+55
* [SLPVectorizer] Move isOneOf after InstructionsState type. NFCI.Simon Pilgrim2018-06-201-71/+71
* [SLPVectorizer] Use InstructionsState to record AltOpcodeSimon Pilgrim2018-06-201-72/+73
* [SLPVectorizer] Relax "alternate" opcode vectorisation to work with any SK_Se...Simon Pilgrim2018-06-201-11/+11
OpenPOWER on IntegriCloud