summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86
Commit message (Collapse)AuthorAgeFilesLines
* Fix the MASM asmprinter's lies. It does not want to emit code to .text/.dataChris Lattner2006-05-094-7/+17
| | | | | | it wants it emitted to _text/_data. llvm-svn: 28185
* Split SwitchSection into SwitchTo{Text|Data}Section methods.Chris Lattner2006-05-093-16/+18
| | | | llvm-svn: 28184
* Another bad case I noticedChris Lattner2006-05-081-0/+37
| | | | llvm-svn: 28177
* add a noteChris Lattner2006-05-081-0/+9
| | | | llvm-svn: 28176
* Fixing truncate. Previously we were emitting truncate from r16 to r8 asEvan Cheng2006-05-087-25/+100
| | | | | | | | | | | | | | | | | | | | | | | | movw. That is we promote the destination operand to r16. So %CH = TRUNC_R16_R8 %BP is emitted as movw %bp, %cx. This is incorrect. If %cl is live, it would be clobbered. Ideally we want to do the opposite, that is emitted it as movb ??, %ch But this is not possible since %bp does not have a r8 sub-register. We are now defining a new register class R16_ which is a subclass of R16 containing only those 16-bit registers that have r8 sub-registers (i.e. AX - DX). We isel the truncate to two instructions, a MOV16to16_ to copy the value to the R16_ class, followed by a TRUNC_R16_R8. Due to bug 770, the register colaescer is not going to coalesce between R16 and R16_. That will be fixed later so we can eliminate the MOV16to16_. Right now, it can only be eliminated if we are lucky that source and destination registers are the same. llvm-svn: 28164
* Typo'sEvan Cheng2006-05-071-2/+2
| | | | llvm-svn: 28158
* Fix some loose ends in MASM support.Jeff Cohen2006-05-062-60/+72
| | | | llvm-svn: 28148
* Teach the X86 backend about non-i32 inline asm register classes.Chris Lattner2006-05-061-5/+25
| | | | llvm-svn: 28139
* Print *some* grouping around inline asm blocks so we know where they are.Chris Lattner2006-05-051-1/+2
| | | | llvm-svn: 28133
* Teach the code generator to use cvtss2sd as extload f32 -> f64Chris Lattner2006-05-052-5/+1
| | | | llvm-svn: 28131
* Need extload patterns after Chris' DAG combiner changesEvan Cheng2006-05-051-1/+11
| | | | llvm-svn: 28127
* Better implementation of truncate. ISel matches it to a pseudo instructionEvan Cheng2006-05-056-240/+162
| | | | | | | | that gets emitted as movl (for r32 to i16, i8) or a movw (for r16 to i8). And if the destination gets allocated a subregister of the source operand, then the instruction will not be emitted at all. llvm-svn: 28119
* Remove and simplify some more machineinstr/machineoperand stuff.Chris Lattner2006-05-042-15/+15
| | | | llvm-svn: 28105
* Rename MO_VirtualRegister -> MO_Register. Clean up immediate handling.Chris Lattner2006-05-043-3/+3
| | | | llvm-svn: 28104
* Move some methods out of MachineInstr into MachineOperandChris Lattner2006-05-041-2/+2
| | | | llvm-svn: 28102
* There shalt be only one "immediate" operand type!Chris Lattner2006-05-044-11/+9
| | | | llvm-svn: 28099
* Make external globals public; other minor cleanup.Jeff Cohen2006-05-041-15/+17
| | | | llvm-svn: 28096
* Make Intel syntax the default when LLVM is built with VC++.Jeff Cohen2006-05-041-1/+6
| | | | llvm-svn: 28095
* Remove a bunch more dead V9 specific stuffChris Lattner2006-05-041-6/+1
| | | | llvm-svn: 28094
* Remove a bunch more SparcV9 specific stuffChris Lattner2006-05-045-11/+4
| | | | llvm-svn: 28093
* Remove some more V9-specific stuff.Chris Lattner2006-05-041-1/+0
| | | | llvm-svn: 28092
* Remove some more unused stuff from MachineInstr that was leftover from V9.Chris Lattner2006-05-042-8/+0
| | | | llvm-svn: 28091
* Simplify handling of relocationsChris Lattner2006-05-041-24/+38
| | | | llvm-svn: 28090
* Use movsd to shuffle in the lowest two elements of a v4f32 / v4i32 vector whenEvan Cheng2006-05-031-0/+8
| | | | | | movlps cannot be used (e.g. when load from m64 has multiple uses). llvm-svn: 28089
* Change from using MachineRelocation ctors to using static methodsChris Lattner2006-05-031-3/+3
| | | | | | in MachineRelocation to create Relocations. llvm-svn: 28088
* inline a simple methodChris Lattner2006-05-031-10/+7
| | | | llvm-svn: 28083
* Suck block address tracking out of targets into the JIT Emitter. ThisChris Lattner2006-05-031-24/+9
| | | | | | | simplifies the MachineCodeEmitter interface just a little bit and makes BasicBlocks work like constant pools and jump tables. llvm-svn: 28082
* Teach the x86 jit how to handle jump tables not directly used by a jumpNate Begeman2006-05-031-0/+3
| | | | | | instruction. llvm-svn: 28080
* Refactor TargetMachine, pushing handling of TargetData into the ↵Owen Anderson2006-05-034-5/+8
| | | | | | | | target-specific subclasses. This has one caller-visible change: getTargetData() now returns a pointer instead of a reference. This fixes PR 759. llvm-svn: 28074
* Change the BasicBlockAddrs map to be a vector, indexed by MBB number.Chris Lattner2006-05-031-7/+8
| | | | llvm-svn: 28069
* Several related changes:Chris Lattner2006-05-021-2/+0
| | | | | | | | | | | | | 1. Change several methods in the MachineCodeEmitter class to be pure virtual. 2. Suck emitConstantPool/initJumpTableInfo into startFunction, removing them from the MachineCodeEmitter interface, and reducing the amount of target- specific code. 3. Change the JITEmitter so that it allocates constantpools and jump tables *right* next to the functions that they belong to, instead of in a separate pool of memory. This makes all memory for a function be contiguous, and means the JITEmitter only tracks one block of memory now. llvm-svn: 28065
* Remove some stuff from the READMENate Begeman2006-05-021-21/+0
| | | | llvm-svn: 28063
* Fix a purely hypothetical problem (for now): emitWord emits in the hostChris Lattner2006-05-022-7/+7
| | | | | | | | byte format. This doesn't work when using the code emitter in a cross target environment. Since the code emitter is only really used by the JIT, this isn't a current problem, but if we ever start emitting .o files, it would be. llvm-svn: 28060
* Refactor the machine code emitter interface to pull the pointers for the currentChris Lattner2006-05-021-7/+11
| | | | | | | | | | code emission location into the base class, instead of being in the derived classes. This change means that low-level methods like emitByte/emitWord now are no longer virtual (yaay for speed), and we now have a framework to support growable code segments. This implements feature request #1 of PR469. llvm-svn: 28059
* Hooray, everyone now uses the same printBasicBlockLabel implementationNate Begeman2006-05-022-16/+0
| | | | llvm-svn: 28056
* There is no reason to use a virtual method to store this word.Chris Lattner2006-05-021-2/+2
| | | | llvm-svn: 28053
* Extend printBasicBlockLabel a bit so that it can be used to print allNate Begeman2006-05-024-14/+20
| | | | | | | basic block labels, consolidating the code to do so in one place for each target. llvm-svn: 28050
* De-virtualize SwitchSection.Jeff Cohen2006-05-022-27/+2
| | | | llvm-svn: 28047
* De-virtualize EmitZeroes.Jeff Cohen2006-05-022-8/+2
| | | | llvm-svn: 28046
* Finish support for Microsoft ML/MASM. May still be a few rough edges.Jeff Cohen2006-05-022-3/+50
| | | | llvm-svn: 28045
* Make Intel syntax mode friendlier to Microsoft ML assembler (still needs ↵Jeff Cohen2006-05-022-17/+97
| | | | | | more work). llvm-svn: 28044
* Remove %'s from register names when in intel mode.Chris Lattner2006-05-012-6/+4
| | | | llvm-svn: 28027
* Mingw32 patches supplied by Anton Korobeynikov.Jeff Cohen2006-04-291-2/+2
| | | | llvm-svn: 28023
* I can't spell: Register, not Regsiter.Evan Cheng2006-04-284-6/+6
| | | | llvm-svn: 28021
* Implemented x86 inline asm b, h, w, k modifiers.Evan Cheng2006-04-284-1/+249
| | | | llvm-svn: 28020
* Initial caller side support (for CCC only, not FastCC) of 128-bit vectorEvan Cheng2006-04-281-7/+73
| | | | | | passing by value. llvm-svn: 28015
* Bare-bone X86 inline asm printer support.Evan Cheng2006-04-284-2/+66
| | | | llvm-svn: 28014
* Implement four-wide shuffle with 2 shufps if no more than two elements comeEvan Cheng2006-04-281-2/+47
| | | | | | | | | | | from each vector. e.g. shuffle(G1, G2, 7, 1, 5, 2) ==> movaps _G2, %xmm0 shufps $151, _G1, %xmm0 shufps $216, %xmm0, %xmm0 llvm-svn: 28011
* TargetLowering::LowerArguments should return a VBIT_CONVERT ofEvan Cheng2006-04-281-1/+1
| | | | | | FORMAL_ARGUMENTS SDOperand in the return result vector. llvm-svn: 28009
* Use movaps instead of movapd for spill / restore.Evan Cheng2006-04-281-2/+2
| | | | llvm-svn: 28005
OpenPOWER on IntegriCloud