summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86
Commit message (Collapse)AuthorAgeFilesLines
...
* Another entry.Evan Cheng2006-04-181-0/+151
| | | | llvm-svn: 27784
* Use movss to insert_vector_elt(v, s, 0).Evan Cheng2006-04-172-19/+37
| | | | llvm-svn: 27782
* Use two pinsrw to insert an element into v4i32 / v4f32 vector.Evan Cheng2006-04-171-3/+30
| | | | llvm-svn: 27779
* Encoding bugEvan Cheng2006-04-171-1/+1
| | | | llvm-svn: 27773
* Implement v8i16, v16i8 splat using unpckl + pshufd.Evan Cheng2006-04-171-16/+56
| | | | llvm-svn: 27768
* implement returns of a vector, testcase here: CodeGen/X86/vec_return.llChris Lattner2006-04-171-23/+27
| | | | llvm-svn: 27767
* Incorrect foldMemoryOperand entriesEvan Cheng2006-04-171-12/+6
| | | | llvm-svn: 27763
* Errors in patterns preventing load foldingEvan Cheng2006-04-171-16/+16
| | | | llvm-svn: 27762
* FP SETOLT, SETOLT, SETUGE, SETUGT conditions were implemented incorrectlyEvan Cheng2006-04-171-4/+4
| | | | llvm-svn: 27755
* movduprm, movshduprm bugsEvan Cheng2006-04-161-4/+5
| | | | llvm-svn: 27734
* Encoding bugsEvan Cheng2006-04-161-2/+2
| | | | llvm-svn: 27733
* Can't fold loads into alias vector SSE ops used for scalar operation. The loadEvan Cheng2006-04-161-8/+0
| | | | | | | address has to be 16-byte aligned but the values aren't spilled to 128-bit locations. llvm-svn: 27732
* More encoding bugsEvan Cheng2006-04-151-8/+8
| | | | llvm-svn: 27722
* pslldrm, psrawrm, etc. encoding bugEvan Cheng2006-04-151-8/+8
| | | | llvm-svn: 27721
* hsubp{s|d} encoding bugEvan Cheng2006-04-151-4/+4
| | | | llvm-svn: 27720
* Silly bugEvan Cheng2006-04-153-18/+11
| | | | llvm-svn: 27719
* Do not use movs{h|l}dup for a shuffle with a single non-undef node.Evan Cheng2006-04-151-2/+14
| | | | llvm-svn: 27718
* Added SSE (and other) entries to foldMemoryOperand().Evan Cheng2006-04-141-19/+155
| | | | llvm-svn: 27716
* Some clean upEvan Cheng2006-04-141-78/+81
| | | | llvm-svn: 27715
* Last few SSE3 intrinsics.Evan Cheng2006-04-143-32/+189
| | | | llvm-svn: 27711
* Misc. SSE2 intrinsics: clflush, lfench, mfenceEvan Cheng2006-04-141-2/+11
| | | | llvm-svn: 27699
* We were not adjusting the frame size to ensure proper alignment when alloca /Evan Cheng2006-04-141-30/+23
| | | | | | | | vla are present in the function. This causes a crash when a leaf function allocates space on the stack used to store / load with 128-bit SSE instructions. llvm-svn: 27698
* New entryEvan Cheng2006-04-141-0/+5
| | | | llvm-svn: 27697
* pcmpeq* and pcmpgt* intrinsics.Evan Cheng2006-04-141-2/+68
| | | | llvm-svn: 27685
* psll*, psrl*, and psra* intrinsics.Evan Cheng2006-04-141-1/+99
| | | | llvm-svn: 27684
* Doh. PANDrm, etc. are not commutable.Evan Cheng2006-04-131-9/+7
| | | | llvm-svn: 27668
* Add the README files to the distribution.Reid Spencer2006-04-131-0/+1
| | | | llvm-svn: 27651
* psad, pmax, pmin intrinsics.Evan Cheng2006-04-131-1/+54
| | | | llvm-svn: 27647
* Various SSE2 packed integer intrinsics: pmulhuw, pavgw, etc.Evan Cheng2006-04-131-4/+71
| | | | llvm-svn: 27645
* X86 SSE2 supports v8i16 multiplicationEvan Cheng2006-04-131-0/+1
| | | | llvm-svn: 27644
* UpdateEvan Cheng2006-04-131-0/+12
| | | | llvm-svn: 27643
* padds{b|w}, paddus{b|w}, psubs{b|w}, psubus{b|w} intrinsics.Evan Cheng2006-04-131-8/+78
| | | | llvm-svn: 27639
* Naming inconsistency.Evan Cheng2006-04-131-1/+1
| | | | llvm-svn: 27638
* SSE / SSE2 conversion intrinsics.Evan Cheng2006-04-122-33/+99
| | | | llvm-svn: 27637
* All "integer" logical ops (pand, por, pxor) are now promoted to v2i64.Evan Cheng2006-04-123-148/+73
| | | | | | Clean up and fix various logical ops issues. llvm-svn: 27633
* Promote v4i32, v8i16, v16i8 load to v2i64 load.Evan Cheng2006-04-122-57/+41
| | | | llvm-svn: 27612
* Various SSE2 conversion intrinsicsEvan Cheng2006-04-121-39/+94
| | | | llvm-svn: 27603
* Added __builtin_ia32_storelv4si, __builtin_ia32_movqv4si,Evan Cheng2006-04-111-2/+21
| | | | | | __builtin_ia32_loadlv4si, __builtin_ia32_loaddqu, __builtin_ia32_storedqu. llvm-svn: 27599
* gcc lower SSE prefetch into generic prefetch intrinsic. Need to add supportEvan Cheng2006-04-111-8/+4
| | | | | | later. llvm-svn: 27591
* Misc. intrinsics.Evan Cheng2006-04-111-13/+13
| | | | llvm-svn: 27590
* movnt* and maskmovdqu intrinsicsEvan Cheng2006-04-112-16/+44
| | | | llvm-svn: 27587
* Added support for _mm_move_ss and _mm_move_sd.Evan Cheng2006-04-113-2/+46
| | | | llvm-svn: 27575
* Remove some bogus patterns; clean up.Evan Cheng2006-04-101-53/+20
| | | | llvm-svn: 27569
* add a noteChris Lattner2006-04-101-0/+23
| | | | llvm-svn: 27567
* Remove an entry that is now done.Evan Cheng2006-04-101-13/+0
| | | | llvm-svn: 27565
* Added some missing shuffle patterns.Evan Cheng2006-04-101-5/+22
| | | | llvm-svn: 27564
* Correct an entryEvan Cheng2006-04-101-2/+2
| | | | llvm-svn: 27563
* movups / movupdEvan Cheng2006-04-101-6/+10
| | | | llvm-svn: 27562
* Conditional move of vector types.Evan Cheng2006-04-102-37/+63
| | | | llvm-svn: 27556
* New entriesEvan Cheng2006-04-101-0/+19
| | | | llvm-svn: 27555
OpenPOWER on IntegriCloud